302 views

1 Answer

1 votes
1 votes
Since, they have synchronous counters, same clock frequency will reach to every FFs. So, basically 80 kHz will be sent to D2, and the frequency will reduce by half at output f1. So, f1 = 80/2 = 40kHz. Similarly, f2 = 40/2 = 20 kHz.

So, f1/f2 = 40/20 = 2
edited by

Related questions

155
views
0 answers
0 votes
Sajal Mallick asked Nov 20, 2023
155 views
Here clr is active low that means 0 then it will clear to 0. Then (Q2.Q0)' =0 or Q2=1 and Q0=1 then clr works. Then it will contain only 1 state. Right?? But answer is different.
735
views
1 answers
0 votes
411
views
0 answers
0 votes
TUSHAR_BHATT asked Oct 21, 2018
411 views
What will be the tclk that will be given to the following circuit . How is it equal to 2Ntpd.
289
views
1 answers
1 votes