• edited by
755 views
0 0 votes

How to solve this?

Q. 12 Two counter circuits, counter-1 and counter-2 are shown below with their clock frequencies as 80 kHz and 40kHz respectively

Counter 1

Counter 2
If $f_{1}$ and $f_{2}$ are frequencies at outputs $Q_{2}$ and $Q_{5}$ respectively, then what is the value of $\left(f_{1} / f_{2}\right)$ ?

1 Answer

1 1 vote
Since, they have synchronous counters, same clock frequency will reach to every FFs. So, basically 80 kHz will be sent to D2, and the frequency will reduce by half at output f1. So, f1 = 80/2 = 40kHz. Similarly, f2 = 40/2 = 20 kHz.

So, f1/f2 = 40/20 = 2
• edited by
Position:
Show:

Related questions

0 0 votes
0 0 answers
394
394 views
Sajal Mallick asked Nov 20, 2023
394 views
Here clr is active low that means 0 then it will clear to 0. Then (Q2.Q0)' =0 or Q2=1 and Q0=1 then clr works. Then it will contain only 1 state. Right?? But answer is ...
0 0 votes
1 1 answer
1.1k
1.1k views
Jyoti Kumari97 asked Jan 1, 2019
1,064 views
How to solve this? Q. 7 Just before the flip-flops of the counter are cleared (that is, when the counter is in the last used state), the flip flop outputs are made to pas...
0 0 votes
0 0 answers
707
707 views
TUSHAR_BHATT asked Oct 21, 2018
707 views
What will be the tclk that will be given to the following circuit . How is it equal to 2Ntpd.
1 1 vote
1 1 answer
481
481 views
mitesh911 asked Jan 28, 2018
481 views
Caption68Computer Science \& ITDigital LoQ. 34 A synchronous counter using two J - K flip flops that goes through the sequence of states: $Q_{1} Q_{2}=00 \rightarrow 10 \...