Register

GO Classes DPP | COA |PIPELINING

506 views
3 3 votes

Processor A runs at $3$ GHz with a CPI of $1.5$. Processor B runs at $4$ GHz with a CPI of $1.2$. A program P , when compiled for Processor A , has $1 \times 10^9$ instructions. An optimizing compiler for Processor $B$ reduces the instruction count for the same program to $0.75 \times 10^9$ instructions. What is the speedup of Processor B over Processor A for this program?

  1. $1.85$
     
  2. $2.00$
     
  3. $2.22$
     
  4. $2.50$

2 Answers

Voting & Accepting an answer helps improve the community
Answer:
← Previous · GO Classes DPP | COA...Next → · GO Classes DPP | COA...
← Previous in category · GO Classes DPP | COA...Next in category → · GO Classes DPP | COA...
Position:
Show:

Related questions

5 5 votes
2 2 answers
417
417 views
GO Classes asked Sep 19, 2025
417 views
GO Classes DPP | COA |CACHE MEMORY
A computer system has a two-level cache (L1 and L2). The processor issues a memory request which is first sent to the L1 cache. The system has the following characteristi...
7 7 votes
3 3 answers
440
440 views
GO Classes asked Sep 19, 2025
440 views
GO Classes DPP | COA |ADDRESSING MODE
A machine has $16$-bit instructions. An address field takes $5$ bits. The machine uses an expanding opcode scheme. If there are $12$ two-address instructions and $150$ on...
5 5 votes
2 2 answers
339
339 views
GO Classes asked Sep 19, 2025
339 views
GO Classes DPP | COA |CONTROL UNIT
Which of the following characteristics is a primary advantage of a hardwired control unit when compared to a microprogrammed control unit?EASE OF MODIFICATION HIGHER OPER...
6 6 votes
3 3 answers
396
396 views
GO Classes asked Sep 19, 2025
396 views
GO Classes DPP | COA |CACHE MEMORY
In a computer system with a $32$-bit physical address, the address is broken down for cache mapping as follows: Tag = $18$ bits, Index (Set) = $8$ bits, Offset = $6$ bits...