Register

GATE CSE 2026 | Set 2 | COA | Memory Based | Question 47

301 views
1 1 vote
Consider there are $8$ holes of size $20 \mathrm{~KB}, 4 \mathrm{~KB}, 25 \mathrm{~KB}, 18 \mathrm{~KB}, 7 \mathrm{~KB}, 9 \mathrm{~KB}, 15 \mathrm{~KB}$, and $12 \mathrm{~KB}$, and there arrive two processes, process $P_1$ of size $16 \mathrm{~KB}$ and process $P_2$ of size $9 \mathrm{~KB}$. The holes are not necessarily adjacent to each other. We apply best fit algorithm to these processes to allocate memory. The number of holes less than $8 \mathrm{~KB}$ size are $\_\_\_\_$.

1 Answer

1 1 vote
By applying Best fit Algorithm : we will fil in those  Hole(block ) which take less internal fragmentaion  

so process P1  goes to  18KB block so internal fragentaion =2 KB

Process P2  fit exactly in  Block 9KB

so holes with size < 8KB is

4KB

7KB

18KB (2KB internal fragementation)

so total 3 Block (hole)
Voting & Accepting an answer helps improve the community
Answer:
← Previous · GATE CSE 2026 | Set ...Next → · GATE CSE 2026 | Set ...
← Previous in category · GATE CSE 2026 | Set ...Next in category → · GATE CSE 2026 | Set ...
Position:
Show:

Related questions

2 2 votes
1 1 answer
477
477 views
GO Classes asked Feb 12
477 views
GATE CSE 2026 | Set 2 | COA | Memory Based | Question 46
Consider a computer with a word size of $1 ~\mathrm{byte}$, $1 ~\mathrm{MB}$ main memory designed with Direct mapped cache. If the main memory addressed data $\mathrm{(A2...
2 2 votes
1 1 answer
357
357 views
GO Classes asked Feb 12
357 views
GATE CSE 2026 | Set 2 | COA | Memory Based | Question 44
Consider non-pipeline processor with a $\text{CPI}$ of $5$ and $\text{clock frequency}$ of $1.6 ~\mathrm{GHz}$. Pipeline $\text{clock frequency}$ is $1.2 ~\mathrm{GHz}$ w...
1 1 vote
1 1 answer
358
358 views
GO Classes asked Feb 12
358 views
GATE CSE 2026 | Set 2 | COA | Memory Based | Question 45
The $32\text{-bit}$ $\mathrm{IEEE ~754}$ single-precision representation of a number is $\mathrm{0xC2710000}$. Find the decimal representation of the number (correct to t...
3 3 votes
2 2 answers
583
583 views
GO Classes asked Feb 13
583 views
GATE CSE 2026 | Set 2 | COA | Memory Based | Question 63
Consider a processor with instruction size of $2\,\text{bytes}$ and $16$ registers. The instruction set consists of three instruction formats $L$, $M$, and $N$.$L$: has $...