• retagged by
490 views
2 2 votes

Which of the following dependencies among the register operands of different instructions can cause data hazards in a pipeline processor?

  1. WAW (Write After Write)
     
  2. RAR (Read After Read)
     
  3. RAW (Read After Write)
     
  4. WAR (Write After Read)

2 Answers

0 0 votes
 

In a pipelined processor, data hazards occur when the pipeline must be stalled because instructions that are overlapping in execution need to access the same data (registers or memory) in an order that differs from the original sequential program order. option c

0 0 votes
C

they are only true dependencies that cause hazards

In others there are no hazards, they are only data dependencies that can be avoided using Register Renaming.
Answer:
Position:
Show:

Related questions

2 2 votes
1 1 answer
549
549 views
GO Classes asked Feb 12
549 views
Consider a processor $P$ whose instruction set architecture is a load-store architecture. The instruction format is such that the first operand of any instruction is the ...
3 3 votes
1 1 answer
644
644 views
GO Classes asked Feb 12
644 views
Consider a hard disk with a rotational speed of $\mathbf{15000 ~ rpm}$. The time to move the read/write head from a track to its adjacent track is $1$ millisecond. Initia...
4 4 votes
1 1 answer
839
839 views
GO Classes asked Feb 12
839 views
Real-valued variables $X$ and $Y$ are represented in IEEE-754 single precision floating point format. Binary representations of $X$ and $Y$ are:$$\begin{aligned}X &= (35...
2 2 votes
1 1 answer
525
525 views
GO Classes asked Feb 12
525 views
Match the following:\[\renewcommand{\arraystretch}{1.3}\begin{array}{|c|l|c|l|}\hline\textbf{List-I} & \textbf{Addressing Mode} & \textbf{List-II} & \textbf{Description} ...