2 2 votes Which of the following dependencies among the register operands of different instructions can cause data hazards in a pipeline processor?WAW (Write After Write) RAR (Read After Read) RAW (Read After Write) WAR (Write After Read) CO & Architecture goclasses gate2026_cs_set1_memorybased co-and-architecture data-hazards one-mark + – GO Classes 490 views answer comment Share Follow Print See 1 comment 1 1 comment reply Complete_Analyzer commented Feb 15 reply Follow flag 1 Mark 0 0 replyShare Please log in or register to add a comment.
0 0 votes In a pipelined processor, data hazards occur when the pipeline must be stalled because instructions that are overlapping in execution need to access the same data (registers or memory) in an order that differs from the original sequential program order. option c akash_kumar 9 answered Feb 16 akash_kumar 9 comment Share Follow 0 reply Please log in or register to add a comment.
0 0 votes C they are only true dependencies that cause hazards In others there are no hazards, they are only data dependencies that can be avoided using Register Renaming. Shubham Upadhyay answered Feb 21 Shubham Upadhyay comment Share Follow 0 reply Please log in or register to add a comment.