Register

Recent questions tagged gate2016-ec-1

8 8 votes
1 answers 1 answer
8.5k
8.5k views
Digital electronics ECE set-3 Gate 2016`
For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zeroIf the clock (Clk) frequency is 1GHz, then the...
User Avatar
1 1 vote
0 0 answers
721
721 views
Digital Logic ECE 2016 Set 1
User Avatar
To see more, click for the full list of questions or popular tags.