Register

ISRO 2009- ECE Computer Architecture

• retagged by
1,318 views
0 0 votes
Interrupt latency is the time elapsed between:

a) Occurrence of an interrupt and its detection by the CPU

b) Assertion of an interrupt and the start of the associated ISR

c) Assertion of an interrupt and the completion of the associated ISR

d) Start and completion of associated ISR

3 Answers

Voting & Accepting an answer helps improve the community
← Previous · ISRO 2009-ECE Engine...Next → · ISRO 2009- ECE Code ...
← Previous in category · ISRO 2009- ECE Compu...Next in category → · ISRO 2008-ECE Cache ...
Position:
Show:

Related questions

0 0 votes
1 1 answer
1.5k
1.5k views
sh!va asked Mar 1, 2017
1,494 views
ISRO 2009- ECE Computer architecture
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH.The number of bytes this RAM can store isa) 8193b) 8192c) 8191d) 8000
0 0 votes
1 1 answer
684
684 views
sh!va asked Mar 1, 2017
684 views
ISRO 2009-ECE : Computer Architecture
A micro controller differs from a microprocessor in terms ofa) I/O interfaces and instruction decodingb) Memory configuration and I/O interfacesc) Data bus width and cloc...
0 0 votes
1 1 answer
1.2k
1.2k views
sh!va asked Feb 28, 2017
1,204 views
ISRO 2009- ECE Computer Architecture
Consider the following program for 8085 XRA A LXI B, 0007HLOOP : DCX B JNZ LOOPThe loop will be executeda) 8 timesb) on...
0 0 votes
1 1 answer
924
924 views
sh!va asked Mar 2, 2017
924 views
ISRO 2008-ECE Computer architecture
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above