retagged by
3,452 views

2 Answers

2 votes
2 votes
Sum is given by EX-OR operation. So we need to simply implement EX-OR gate by NAND gate.

A Xor B = A'B + AB' = (A' + B')(A+B) = A(AB)' + B(AB)' = ( A(AB)' + B(AB)' ) ' ' = ( (A(AB)')' + (B(AB)')' ) ' = 4 NAND gates.

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 2, 2017
732 views
A half adder can be constructed using two $2$-input logic gates. One of them is an $\text{AND}$-gate, the other is$\text{OR}$$\text{NAND}$$\text{NOR}$$\text{EX-OR}$
0 votes
0 votes
1 answer
2
sh!va asked Mar 3, 2017
1,315 views
Assuming that only the X and Y logic inputs are available and their complements X' and Y' are not available, what is the minimum number of two-input NAND gates requires t...
3 votes
3 votes
2 answers
3
sh!va asked Mar 2, 2017
7,091 views
Minimum number of 2-input NAND gates that will be required to implement the function: Y = AB + CD + EF is(a) 4(b) 5(c) 6(d) 7
1 votes
1 votes
1 answer
4
sh!va asked Mar 3, 2017
1,620 views
The combinational logic circuit shown in the given figure has an output Q which isa) ABCb) A+B+Cc)A ⊕ B ⊕ Cd) A. B+C