edited by
13,877 views
11 11 votes

If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a $4 \times 6$ array, where each chip is $8\;\text{K} \times 4$ bits?

  1. $13$
  2. $15$
  3. $16$
  4. $17$

7 Answers

Best answer
23 23 votes

see in the array there are 6*4 =24 chip so to address them we need 5 bit .

and this is bye addressable "each address space represents one byte of storage space" .

so , for each chip 8k*4 bit = (213+2)/8 Byte =212 

so for addressing we need (12 + 5 ) =17 bits line

selected by
1 flag:
✌ Edit necessary (Shreed)
6 6 votes
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4
8kx4 8kx4

Since each address space is 1byte, if you visualize 4x6 array as above. instead of 6 chip in each row.

Here 12 rows are there each row 1byte.[ 4bits +4bits]

to select any one row out of 12 rows - 4 bit

then once we select the row we need to select any 1 line among 8K address lines

so 8K = $2^{3}$ x $2^{10}$

4bit + 13bit = 17 bit

1 1 vote
option B seems  correct answer,

each chip require 13 address lines as there are 8K rows,

also there 4 chips lined one below another, creating 4 rows o chips, that would take 2 bit to select one chip out of 4

hence in total 13 + 2 = 15 address lines
1 1 vote

Whenever we are given chip description as $xK\times y$, address lines required are $logxK$ and data lines required are $y$.

In this question, the size of chip is $8K\times 4$, which is a nibble, meaning one memory cell is storing only half of data. We'll need two simultaneous/consecutive cell access to output one byte of data, effectively halving storage capacity of the chip.

This means the memory capacity of chip is actually $\frac{8K}{2}=4K$. For $4K$ memory we need $log4K = 12$ address lines.

There are $4\times6 = 24$ such chips. We need $\left \lceil log 24 \right \rceil=5$ bits to select one out of $24$ chips.

Total address lines are $12 + 5 = 17$. OPTION D.

0 0 votes
The chips are arranged in 4x6 array, each chip is powered with 8kx4 bits.

=4x6x 8 x k x 4                     //1k=2^10
=4x6x2^3x2^10x2^2
=2^2x6x2^3x2^10x2^2=2^17x6
need 2^20 lines but storage is a type of byte not bit so, divide by 8
2^20/2^3
=2^17

so 17 lines are needed
edited by
0 0 votes
Size of each Ram chip = 8K x 4 bits = 23 x 210x 22 ⇒ 215 bits = 212 bytes
Number of chips required = 6 x 4 = 24 = 5 bits
So, total number of bits required = 12 + 5 = 17 bits
Answer:
Position:
Show:

Related questions

7 7 votes
5 answers 5 answers
9.2k
9.2k views
Sourabh Kumar asked Jun 22, 2016
9,182 views
Assume that $16$-bit CPU is trying to access a double word stating at an odd address. How many memory operations are required to access the data?$1$$2$$3$$4$
12 12 votes
5 answers 5 answers
10.5k
10.5k views
ajit asked Sep 8, 2015
10,492 views
Consider a $33$ MHz cpu based system. What is the number of wait states required if it is interfaced with a $60$ ns memory? Assume a maximum of $10$ ns delay for addition...
10 10 votes
2 2 answers
8.9k
8.9k views
ajit asked Aug 15, 2015
8,905 views
Suppose you want to build a memory with $4$ byte words and a capacity of $2^{21}$ bits. What is type of decoder required if the memory is built using $2K \times$ $8$ $\te...
6 6 votes
1 answers 1 answer
6.4k
6.4k views
ajit asked Sep 8, 2015
6,365 views
The number of logical CPUs in a computer having two physical quad-core chips with hyper threading enabled is ______$1$$2$$8$$16$