Register

Recent questions tagged cpu

0 0 votes
0 0 answers
267
267 views
Galvin Exercise Question 5.22 | CPU Scheduling
Consider a system running ten I/O-bound tasks and one CPU-bound task. Assume that the I/O-bound tasks issue an I/O operation once for every millisecond of CPU computing a...
User Avatar
3 3 votes
2 2 answers
3.1k
3.1k views
GATE CSE 2025 | Set 2 | Question: 16
Processes $P_1, P_2, P_3, P_4$ arrive in that order at times 0, 1, 2, and 8 milliseconds respectively, and have execution times of 10, 13, 6, and 9 milliseconds respectiv...
User Avatar
0 0 votes
1 1 answer
776
776 views
Calculating Average Cycles per Instruction given Instruction Count, and Clock Rate
1) Based on your response to the following questions you have to select a faster machine between machine A and machine B which are running different compilers and the...
User Avatar
0 0 votes
0 0 answers
314
314 views
Memory Bottleneck
Describe the bottleneck between the main memory and the CPU, and state how the bottleneck is resolved
User Avatar
0 0 votes
1 1 answer
686
686 views
CPU Scheduling
Hi, All I have a question that in Process Scheduling topic most of the time we need to solve the problem using Gantt chart that's a bit time consuming . So I wanted to kn...
User Avatar
0 0 votes
0 0 answers
689
689 views
Andrew S. Tanenbaum - Modern Operating Systems
Measurements of a certain system have shown that the average process runs for a time T before blocking on I/O. A process switch requires a time S, which is effectively wa...
User Avatar
0 0 votes
0 0 answers
456
456 views
Best Open Video Playlist for CPU and I/O Scheduling Topic | Operating Systems
Please list out the best free available video playlist for CPU and I/O Scheduling from Operating Systems as an answer here (only one playlist per answer). We'll then sele...
User Avatar
1 1 vote
1 1 answer
321
321 views
ISI 2019 | PCB CS | Question: 17
A context switch from a process $P_{old}$ to a process $P_{new }$ consists of the following steps: -Step I: saving the context of $P_{old};$ Step II: running the scheduli...
User Avatar
1 1 vote
0 0 answers
579
579 views
Applied Mock Test
A uniprocessor computer system has three processes, which alternate 20ms CPU bursts with 80ms I/O bursts. All the processes were created at nearly the same time. The I/O ...
User Avatar
0 0 votes
0 0 answers
552
552 views
Performance of a CPU in MIPS
How do we calculate the time in this scenario
User Avatar
0 0 votes
0 0 answers
658
658 views
CPU Performance
Please can anyone help me how to measure the CPU Performance and everything related with it.
User Avatar
0 0 votes
0 0 answers
1.1k
1.1k views
Cpu time
Find CPU time of computer with 500 MHz and following class distribution for program with 100 instructions.Class CPI Frequency1 3 40%2 ...
User Avatar
0 0 votes
0 0 answers
284
284 views
TANCET 2016 COA
User Avatar
0 0 votes
0 0 answers
1.0k
1.0k views
Self doubt CO
Say the processor runs at 600 MHz then what is CPU clock time?
User Avatar
1 1 vote
0 0 answers
522
522 views
Cpu performance related question, In one of the standard book named Patterson
I am confused whether to count the IPC given in the question or not as Each binary is running for same number of cycles why to count them, please provide a solution with ...
User Avatar
1 1 vote
1 1 answer
1.3k
1.3k views
Instruction or Operand Fetch
Consider the following μ-program? Which of the following operation is performed by above μ-program?A. Instruction fetchB. Direct operand fetchC. Interrupt sub program ...
User Avatar
1 1 vote
0 0 answers
343
343 views
How to draw conclusion from given statements?
What is the conclusion that can be drawn from the following statements,1) CPU utilization = 15%.2) Hard Disk utilization = 95%.3) Other I/O devices = 5%.
User Avatar
2 2 votes
2 answers 2 answers
3.1k
3.1k views
Micro Instruction
Conditional bit(Flag)Micro-opn.Next Address Micro-Instruction FormatIf a micro program supports 46μ operations with a paralleli...
User Avatar
0 0 votes
0 0 answers
834
834 views
Random
Can I/O bound and CPU bound activities happen at the same time (overlapping) ?
User Avatar
1 1 vote
1 answers 1 answer
1.8k
1.8k views
Test by Bikram | Mock GATE | Test 2 | Question: 49
Consider the following sequence of instructions intended for execution on a stack machine. Each arithmetic operation pops the second operand, then pops the first operand,...
User Avatar
2 2 votes
2 2 answers
4.2k
4.2k views
UGC NET CSE | December 2011 | Part 2 | Question: 31
CPU does not perform the operationData transferLogic operationArithmetic operationAll of the above
User Avatar
0 0 votes
0 0 answers
1.8k
1.8k views
Hardware Operation Chart of one digital system, anyone can help?
I try to figure out one of the tests that adopted from GATE exams, but nothing founds, anyone can describe it for me?Question: We shown the Hardware Operation Chart of on...
User Avatar
0 0 votes
3 3 answers
5.8k
5.8k views
Surprised Nano Memory (VERTICAL Micro Instruction) Reduced bits?!
Hi to all, This is an Challenging Interview Question that I see lots of this example in GATE Exams. In a digital system with micro-programmed control circuit, We have 32...
User Avatar
1 1 vote
1 1 answer
2.1k
2.1k views
Vertical Instruction in Control MEmory?
In a digital system we have 120 control signals.In Operating Chart of this system (ASM Chart) we have 8 distinct condition. with inspecting the activity of micro operatio...
User Avatar
0 0 votes
2 answers 2 answers
1.0k
1.0k views
I am reading Galvin O.S. and came across the given below line. please tell me where am I wrong?
I am reading Galvin O.S. and came across this line 2. When a process switches from the running state to the ready state (for example, when an interrupt occurs), schedulin...
User Avatar
0 0 votes
1 1 answer
639
639 views
Cpu operand fetch speed
How many cycles here indexed addressing mode will take?
User Avatar
6 6 votes
6 answers 6 answers
8.4k
8.4k views
ISRO CSE 2011 | Question: 41
If a microcomputer operates at $5$ MHz with an $8$-bit bus and a newer version operates at $20$ MHz with a $32$-bit bus, the maximum speed-up possible approximately will ...
User Avatar
6 6 votes
1 answers 1 answer
6.4k
6.4k views
ISRO CSE 2014 | Question: 10
The number of logical CPUs in a computer having two physical quad-core chips with hyper threading enabled is ______$1$$2$$8$$16$
User Avatar
To see more, click for the full list of questions or popular tags.