Login
Register
Dark Mode
Brightness
Ambient Glow – Questions list
Register
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged clock-cycles
1
1 vote
1
answers
1 answer
257
257 views
ISRO Technical Assistant 2022 | Computer Organisation Question
To completely load and then unload an 8bit register requires how many clock pulses? A. 2B. 4C. 8D. 16
Vishnu__
257
views
asked
Jan 7
CO & Architecture
clock-cycles
register-allocation
+
–
1
1 vote
0
0 answers
388
388 views
I-Cache and D-cache
consider a system with CPI of 1.2 cycles assuming memory access always results in cache hit. Processor run at 2 GHz. Consider a program running on this system has 30% Loa...
ASUR
388
views
asked
Sep 13, 2025
CO & Architecture
co-and-architecture
cache-memory
clock-cycles
+
–
0
0 votes
1
1 answer
425
425 views
ISI2025-MCS-PCB (CS) | Question: 8
Consider the following piece of a program for a hypothetical processor having two user registers R1 and R2.\begin{array}{|l|l|l|}\hline \text{Instruction} & \text{Underly...
Shubham Sharma 2
425
views
asked
Jun 12, 2025
CO & Architecture
isi2025-mcs-pcb
co-and-architecture
instruction-execution
clock-cycles
cache-memory
hit-ratio
+
–
27
27 votes
4
4 answers
12.2k
12.2k views
GATE CSE 2025 | Set 2 | Question: 51
An application executes $6.4 \times 10^{8}$ number of instructions in $6.3$ seconds. There are four types of instructions, the details of which are given in the table. Th...
admin
12.2k
views
asked
Feb 27, 2025
CO & Architecture
gatecse2025-set2
co-and-architecture
instruction-execution
clock-cycles
numerical-answers
two-marks
+
–
0
0 votes
1
1 answer
381
381 views
CPU performance
If a control unit executes an instruction in five clock cycles and the CPU’s clock speed is 2 GHz, what is the time taken to execute one instruction? * 2 points D) 25 nan...
Aditya_Chandra
381
views
asked
Nov 18, 2024
CO & Architecture
co-and-architecture
instruction-execution
clock-cycles
+
–
0
0 votes
1
1 answer
787
787 views
Calculating Average Cycles per Instruction given Instruction Count, and Clock Rate
1) Based on your response to the following questions you have to select a faster machine between machine A and machine B which are running different compilers and the...
Hiranya_Gaming
787
views
asked
Sep 22, 2024
CO & Architecture
co-and-architecture
clock-cycles
cpu
+
–
1
1 vote
1
1 answer
784
784 views
UGCNET CSE December 2022: 8
Consider an unpipelined machine with 10nsec clock cycles which uses four cycles for ALU operations and branches where as five cycles for memory operation. Assume that the...
admin
784
views
asked
May 20, 2023
CO & Architecture
ugcnetcse-dec2022
co-and-architecture
pipelining
speedup
performance-measurement
clock-cycles
processing-time
pipeline-stalling
+
–
0
0 votes
0
0 answers
637
637 views
Design a Asynchronous Up counter that start it’s counting from zero and ends at 11 and again starts from zero. Draw the output status of all Flip Flops after every clock. How many clocks are required to reach 11?
M.Zain
637
views
asked
Dec 30, 2022
Digital Logic
digital-logic
clock-cycles
flip-flop
+
–
1
1 vote
1
1 answer
885
885 views
DRDO CSE 2022 Paper 2 | Question: 4
A system $\mathrm{X}$ with $2 \mathrm{~GHz}$ clock speed runs a program in $10$ seconds. We want to build a system $\mathrm{Y}$ to run the same program in $6$ seconds. Fo...
admin
885
views
asked
Dec 15, 2022
CO & Architecture
drdocse-2022-paper2
co-and-architecture
clock-cycles
5-marks
descriptive
+
–
0
0 votes
1
1 answer
622
622 views
cache memory
Consider a RISC processor with an ideal CPI, where 25% of the total instructions are LOAD and STORE instruction. Time to accessing main memory is 100 clock cycles and acc...
someshawasthi
622
views
asked
Nov 17, 2022
CO & Architecture
cache-memory
clock-cycles
+
–
0
0 votes
0
0 answers
392
392 views
How many cycle per second are spent on I/O if polling is used with Interrupts?
Manpreet Saluja
392
views
asked
Nov 7, 2022
Computer Networks
co-and-architecture
clock-cycles
input-output
+
–
0
0 votes
1
1 answer
645
645 views
SelfDoubt
During the instruction fetch does the program counter increment in the same clock cycle or it take next clock cycle
someshawasthi
645
views
asked
Oct 27, 2022
CO & Architecture
co-and-architecture
self-doubt
machine-instruction
clock-cycles
+
–
0
0 votes
0
0 answers
569
569 views
Performance of a CPU in MIPS
How do we calculate the time in this scenario
Parshu gate
569
views
asked
Oct 20, 2021
CO & Architecture
co-and-architecture
instruction-execution
cpu
clock-cycles
+
–
2
2 votes
2
answers
2 answers
2.2k
2.2k views
GATE Overflow | Mock GATE | Test 1 | Question: 60
A program runs in $20s$ in machine A with a clock speed of $200MHz$. A computer architecture wants to build a machine B which will run this program in $6$ seconds. The a...
Ruturaj Mohanty
2.2k
views
asked
Dec 27, 2018
CO & Architecture
go-mockgate-1
numerical-answers
clock-cycles
clock-frequency
co-and-architecture
two-marks
+
–
2
2 votes
1
1 answer
2.3k
2.3k views
pipelining
Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.6. If each pipeline stage adds extra 20ps due to register setup delay. The p...
Satbir
2.3k
views
asked
Dec 7, 2018
CO & Architecture
pipelining
co-and-architecture
clock-cycles
+
–
2
2 votes
2
2 answers
3.5k
3.5k views
Pipelining
Na462
3.5k
views
asked
Nov 7, 2018
CO & Architecture
pipelining
co-and-architecture
clock-cycles
+
–
0
0 votes
1
1 answer
4.3k
4.3k views
Computer organization
How many cycles are required for a 100 MHz processor to execute a program which requires 5 seconds of CPU time?(a) 10^9 cycles (b) 50 × 10^7 cycles (c) 10^8 cycles (d) 50...
sahil_malik
4.3k
views
asked
Oct 10, 2018
CO & Architecture
co-and-architecture
clock-cycles
+
–
0
0 votes
0
0 answers
1.0k
1.0k views
ME test series
newdreamz a1-z0
1.0k
views
asked
Oct 7, 2018
CO & Architecture
co-and-architecture
machine-instruction
operand-forwarding
clock-cycles
numerical-answers
made-easy-test-series
+
–
3
3 votes
1
1 answer
2.8k
2.8k views
Minimum clock cycle
Na462
2.8k
views
asked
Sep 24, 2018
CO & Architecture
co-and-architecture
pipelining
clock-cycles
numerical-answers
+
–
0
0 votes
0
0 answers
450
450 views
Computer organisation- DMA
sidlewis
450
views
asked
Sep 12, 2018
CO & Architecture
co-and-architecture
cache-memory
array
clock-cycles
+
–
0
0 votes
1
1 answer
2.1k
2.1k views
Pipelining
To execute an instruction by a 32-bit machine the following steps are carried out: Fetch, Decode,Execution, Memory access and Store, each of which takes 1 clock period. I...
Na462
2.1k
views
asked
Jul 21, 2018
CO & Architecture
pipelining
co-and-architecture
speedup
clock-cycles
+
–
1
1 vote
1
answers
1 answer
2.6k
2.6k views
Addressing mode
Prateek Raghuvanshi
2.6k
views
asked
May 27, 2018
CO & Architecture
addressing-modes
clock-cycles
+
–
1
1 vote
1
1 answer
752
752 views
made easy test series
rohit vishkarma
752
views
asked
Jan 4, 2018
Digital Logic
combinational-circuit
clock-cycles
+
–
2
2 votes
1
1 answer
904
904 views
Pipelining
Parshu gate
904
views
asked
Nov 29, 2017
CO & Architecture
pipelining
co-and-architecture
clock-cycles
speedup
+
–
2
2 votes
1
1 answer
2.1k
2.1k views
Pipelining Problem
How to slove this type of problems? How to understand the problem?Please help me out. Given answer is 31
Parshu gate
2.1k
views
asked
Nov 18, 2017
CO & Architecture
pipelining
co-and-architecture
clock-cycles
+
–
4
4 votes
1
1 answer
1.9k
1.9k views
Test question on Pipelining
Parshu gate
1.9k
views
asked
Nov 3, 2017
CO & Architecture
co-and-architecture
pipelining
clock-cycles
+
–
1
1 vote
1
1 answer
1.1k
1.1k views
Test Series
AmitPatil
1.1k
views
asked
Jan 30, 2017
CO & Architecture
co-and-architecture
pipelining
clock-cycles
+
–
Page:
1
2
next »