• retagged by
777 views
1 1 vote
Consider an unpipelined machine with 10nsec clock cycles which uses four cycles for ALU operations and branches where as five cycles for memory operation. Assume that the relative frequencies of these operations are: $40 \%, 20 \%$ and $40 \%$, respectively. Due to clock skew and setup pipeline let us consider that the machine adds one nsec overhead to the clock. How much speedup is observed in the instruction execution rate when a pipelined machine is considered.
1. $2$ times
2. $4$ times
3. $6$ times
4. $8$ times

(Option $1[39329]) 1$
(Option $2[39330]) 2$
(Option $3[39331]$ ) 3
(Option $4[39332]) 4$
Answer Given by Candidate : $1$

1 Answer

Position:
Show:

Related questions

0 0 votes
1 1 answer
2.1k
2.1k views
Na462 asked Jul 21, 2018
2,111 views
To execute an instruction by a 32-bit machine the following steps are carried out: Fetch, Decode,Execution, Memory access and Store, each of which takes 1 clock period. I...
2 2 votes
1 1 answer
889
889 views
Parshu gate asked Nov 29, 2017
889 views
79 79 votes
11 answers 11 answers
33.9k
33.9k views
go_editor asked Sep 28, 2014
33,876 views
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...