Login
Register
Dark Mode
Brightness
Ambient Glow – Questions list
Register
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged hit-ratio
0
0 votes
1
1 answer
422
422 views
ISI2025-MCS-PCB (CS) | Question: 8
Consider the following piece of a program for a hypothetical processor having two user registers R1 and R2.\begin{array}{|l|l|l|}\hline \text{Instruction} & \text{Underly...
Shubham Sharma 2
422
views
asked
Jun 12, 2025
CO & Architecture
isi2025-mcs-pcb
co-and-architecture
instruction-execution
clock-cycles
cache-memory
hit-ratio
+
–
4
4 votes
1
1 answer
556
556 views
GO Classes CS Test Series | CO and Architecture | Subject Wise Test 1 | Question : 9
Suppose that the level $1$ data cache has a hit rate of $40 \%$ on your application, an access time of a single cycle, and a miss penalty to memory of forty cycles. What ...
GO Classes
556
views
asked
Mar 12, 2025
CO & Architecture
goclasses-cs-coa-sw1
numerical-answers
goclasses
co-and-architecture
cache-memory
hit-ratio
one-mark
+
–
8
8 votes
6
6 answers
796
796 views
GO Classes CS Test Series | CO and Architecture | Subject Wise Test 1 | Question: 23
Given a single-level, direct-mapped cache with a $256 \text{ B}$ block size starting in a 'cold' state, i.e., all entries are initially invalid. We store an array '$\oper...
GO Classes
796
views
asked
Mar 12, 2025
CO & Architecture
goclasses-cs-coa-sw1
goclasses
co-and-architecture
cache-memory
hit-ratio
two-marks
+
–
0
0 votes
0
0 answers
349
349 views
Hit Ratio
Find out the hit ratio required to reduce the effective memory access time 200ns without TLB to 140 ns with TLB .Assume TLB access time is 25ns
Geeta_Bhumia
349
views
asked
Nov 26, 2024
Operating System
operating-system
hit-ratio
translation-lookaside-buffer
numerical-answers
+
–
0
0 votes
0
0 answers
258
258 views
Find best and worst step value for hit rate
The following code snippet is executed on a system that uses a cache with a size of 128 bytes and a block size (1 row width) of 32 bytes. The array holds 2-byte int value...
Burak_Düzenli
258
views
asked
Nov 24, 2024
CO & Architecture
cache-memory
hit-ratio
direct-mapping
+
–
5
5 votes
1
1 answer
1.4k
1.4k views
GO Classes Test Series 2023 | CO and Architecture | Test 3 | Question: 2
If a memory system consists of a single external cache with an access time of $20$ ns and a hit rate of $0.92,$ and a main memory with an access time of $60$ ns, what is ...
GO Classes
1.4k
views
asked
Aug 31, 2022
CO & Architecture
goclasses2024-coa-3-weekly-quiz
numerical-answers
goclasses
co-and-architecture
cache-memory
hit-ratio
one-mark
+
–
0
0 votes
1
1 answer
387
387 views
Accesing time
Could you please differentiate below. Memory access time.hit time. search time??Arey yar some one answer this.. why so dumb
Subbu.
387
views
asked
Aug 6, 2022
CO & Architecture
co-and-architecture
effective-memory-access
hit-ratio
self-doubt
+
–
1
1 vote
1
1 answer
1.4k
1.4k views
Applied Practice test
Suppose: TLB lookup time = 20 nsTLB hit ratio = 80%Memory access time = 75 nsPFST = 500,000 ns50% of the pages are dirtyOS uses a single level page tableWhat is the appro...
darshak_devani
1.4k
views
asked
Oct 18, 2021
Operating System
memory-management
translation-lookaside-buffer
hit-ratio
+
–
0
0 votes
1
1 answer
1.2k
1.2k views
UGC NET CSE | December 2007 | Part 2 | Question: 25
The performance of a file system depends upon the cache hit rate. If it takes $1$ msec to satisfy a request from the cache but $10$ msec to satisfy a request if a disk re...
go_editor
1.2k
views
asked
Mar 28, 2020
Operating System
ugcnetcse-dec2007-paper2
operating-system
cache-memory
hit-ratio
+
–
0
0 votes
1
1 answer
457
457 views
Self-doubt
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
Anuranjan
457
views
asked
Mar 17, 2019
CO & Architecture
co-and-architecture
cache-memory
hit-ratio
array
+
–
0
0 votes
0
0 answers
2.0k
2.0k views
effective memory access time
A demand paging uses a TLB and a single level page table stored in main memory. The memory access time is 5s. The page fault service time is 25s. If 70% of access is in T...
Abhipsa
2.0k
views
asked
Jan 27, 2019
Operating System
operating-system
translation-lookaside-buffer
hit-ratio
paging
virtual-memory
+
–
2
2 votes
1
1 answer
1.3k
1.3k views
TLB hit ration and memory lookup time
Consider a system where TLB lookup time is $25$ ns and memory access time is $200$ ns, respectively. Assuming a virtual address space of $2$ KB, page size of $32$ bytes, ...
dd
1.3k
views
asked
Jan 13, 2019
Operating System
translation-lookaside-buffer
hit-ratio
+
–
0
0 votes
0
0 answers
829
829 views
CO madeeasy 2019 Multi level cache
please explain how hit ratio of L2 is taken as 0.5? instead of 0.9 as 10 misses are mentionedis it like as 20 misses at levle 1 out of which only 10 missed at level 2, so...
Markzuck
829
views
asked
Dec 21, 2018
CO & Architecture
co-and-architecture
multilevel-cache
hit-ratio
+
–
0
0 votes
1
1 answer
2.1k
2.1k views
TLB OS
Why the formula used here is not P(10) + (1-P)(50) = 20 ?;A computer keeps its page tables in memory. The time required to read a word from the pagetable is 50ns. To redu...
rahuljai
2.1k
views
asked
Dec 3, 2018
Operating System
translation-lookaside-buffer
operating-system
hit-ratio
paging
virtual-memory
+
–
0
0 votes
0
0 answers
1.4k
1.4k views
made easy tt2
IS THE ANSWER 1.794??
Gate Fever
1.4k
views
asked
Nov 3, 2018
CO & Architecture
co-and-architecture
cache-memory
hit-ratio
numerical-answers
made-easy-test-series
+
–
1
1 vote
1
1 answer
5.1k
5.1k views
Ace Operating System
What hit ratio is required to reduce the effective memory access time from 200 ns to 140 ns if the cache access time is 20 ns?a)85%b)40%c)90%d)95%
Sambhrant Maurya
5.1k
views
asked
Jul 7, 2018
Operating System
operating-system
hit-ratio
+
–
2
2 votes
1
1 answer
4.4k
4.4k views
My doubt on TLB and page fault
First read this whole thing what I am writing below:Case 1: If we have to access unit address in memory using TLB and we assume that no page fault occurs then,EMAT=p( T+M...
Akash Kumar Roy
4.4k
views
asked
Apr 5, 2018
Operating System
operating-system
translation-lookaside-buffer
hit-ratio
page-faults
effective-memory-access
+
–
0
0 votes
1
1 answer
2.6k
2.6k views
Hit Ratio and miss ratio question
In some problems we multiply only with the second part of the equation with (1-H1) component and leave the first part. Whereas in other cases we multiply with cache hit a...
nirupama thakur
2.6k
views
asked
Mar 17, 2018
CO & Architecture
hit-ratio
cache-memory
co-and-architecture
+
–
1
1 vote
1
1 answer
1.4k
1.4k views
CO Page fault
How this is 20000? the array is in RMO and we are accessing like CMO then for each entry there should be PF.
Ashwin Kulkarni
1.4k
views
asked
Jan 19, 2018
CO & Architecture
page-faults
hit-ratio
+
–
1
1 vote
1
1 answer
760
760 views
ace test series
rohit vishkarma
760
views
asked
Jan 2, 2018
CO & Architecture
cache-memory
hit-ratio
hit-ratio
+
–
2
2 votes
0
0 answers
762
762 views
ETA-TLB-page fault
TLB lookup time = 20 nsTLB hit ratio = 99%Memory access time = 100 nsPage fault rate = 0.05%Swap time = 5000000 nsWhat is the EAT if we assume that all pages currently in...
Tuhin Dutta
762
views
asked
Dec 20, 2017
Operating System
operating-system
hit-ratio
+
–
2
2 votes
2
2 answers
996
996 views
TLB HITS
What is the average memory access time (correct to two decimal places) when you have the following memory hierarchy? Assume that (i) the cache uses physical addresses, (i...
Parshu gate
996
views
asked
Nov 11, 2017
Databases
translation-lookaside-buffer
hit-ratio
co-and-architecture
cache-memory
+
–
Page:
1
2
next »