Register

ace test series

766 views

1 Answer

0 0 votes
Answer is B

Here, there nothing specified about how we access memory when there is a miss in cache,

So we take Default case

formula: (Memory access time wiithout cache) = (main memory time).

formula: (memory access time with cache) = hit(cache time) + miss(Main memory time)

In this problem.. cache time= 10ns and memory access time with cache =20ns and main memory time=110ns

so simply put the values in formula

20 = h(10)+(1-h)(110)

so we will get h=0.9

and hence answer is (B)=90%
Voting & Accepting an answer helps improve the community
← Previous · Made EasyNext → · Ace Test Series: CO ...
← Previous in category · Test SeriesNext in category → · Ace Test Series: CO ...
Position:
Show:

Related questions

0 0 votes
1 1 answer
423
423 views
Shubham Sharma 2 asked Jun 12, 2025
423 views
ISI2025-MCS-PCB (CS) | Question: 8
Consider the following piece of a program for a hypothetical processor having two user registers R1 and R2.\begin{array}{|l|l|l|}\hline \text{Instruction} & \text{Underly...
4 4 votes
1 1 answer
593
593 views
GO Classes asked Mar 12, 2025
593 views
GO Classes CS Test Series | CO and Architecture | Subject Wise Test 1 | Question : 9
Suppose that the level $1$ data cache has a hit rate of $40 \%$ on your application, an access time of a single cycle, and a miss penalty to memory of forty cycles. What ...
8 8 votes
6 6 answers
907
907 views
GO Classes asked Mar 12, 2025
907 views
GO Classes CS Test Series | CO and Architecture | Subject Wise Test 1 | Question: 23
Given a single-level, direct-mapped cache with a $256 \text{ B}$ block size starting in a 'cold' state, i.e., all entries are initially invalid. We store an array '$\oper...
0 0 votes
0 0 answers
259
259 views
Burak_Düzenli asked Nov 24, 2024
259 views
Find best and worst step value for hit rate
The following code snippet is executed on a system that uses a cache with a size of 128 bytes and a block size (1 row width) of 32 bytes. The array holds 2-byte int value...