Register

GATE Overflow | Mock GATE | Test 1 | Question: 60

• retagged by
2,158 views
2 2 votes
A program runs in $20s$ in machine A  with a clock speed of $200MHz$. A computer architecture wants to build a machine B which will run this program in $6$ seconds. The architect has delivered that a substantial increase in clock rate is possible, but this will affect the design of rest of the CPU causing machine B to require $1.2$ times as many as clock cycles as machine A for this program. What clock rate should be targeted for  a best design? (In $MHz$)

2 Answers

Best answer
4 4 votes
Machine A, Cycle Time $= \frac{1}{200MHZ} = 5ns$

number of cyles needed = total time taken / Cyle time

$=\frac{20 Seconds}{5ns} = 4*10^9$

Machine B, cyles needed $= 1.2*4*10^9 = 4.8*10^9$

Total time taken = 6 seconds

Cycle Time = Total Time Taken/ Number of Cycles Needed

$=\frac{6 Seconds}{4.8*10^9} = 1.25ns$

Frequnecy $= \frac{1}{1.25ns} = 800 MHZ$
• selected by
0 0 votes
1 sec 200*${10^{6}}$ cycles

20 sec 20x200*${10^{6}}$ cycles

6 sec total cycles  1.2*20*200*10^6cycles

1 sec total cycle is (1.2*20*200*10^6)/6 =800*10^6

so 800 MHZ
Voting & Accepting an answer helps improve the community
Answer:
← Previous · GATE Overflow | Mock...Next → · GATE Overflow | Mock...
← Previous in category · GATE Overflow | Mock...Next in category → · GATE Overflow | Mock...
Position:
Show:

Related questions

6 6 votes
2 answers 2 answers
14.4k
14.4k views
khushtak asked Oct 27, 2015
14,436 views
Q26 ch-5 M_E workbook
suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 cache to memor...
13 13 votes
1 1 answer
3.1k
3.1k views
Ruturaj Mohanty asked Dec 27, 2018
3,108 views
GATE Overflow | Mock GATE | Test 1 | Question: 41
Consider a Computer system with a single core CPU, a single level of cache of size $4 \text{MB}$, and main memory. It takes one CPU cycle to access a memory byte if it is...
2 2 votes
1 answers 1 answer
1.9k
1.9k views
Ruturaj Mohanty asked Dec 27, 2018
1,914 views
GATE Overflow | Mock GATE | Test 1 | Question: 61
A $5$ stage pipeliine is used to overlap all the instructions except the branch instructions. The target of the branch can't be fetched till the current instruction is co...
26 26 votes
4 4 answers
12.2k
12.2k views
admin asked Feb 27, 2025
12,150 views
GATE CSE 2025 | Set 2 | Question: 51
An application executes $6.4 \times 10^{8}$ number of instructions in $6.3$ seconds. There are four types of instructions, the details of which are given in the table. Th...