# Virtual Gate Test Series: Digital Logic - Multiplexer

101 views

edited

C'D'+CD'=D'

C'D'+CD=D

So d. None of these

## Related questions

1 vote
1
155 views
Q. The minimum number of $2$-input $NAND$ gates required to implement the function $F = (x' + y')(z + w)$ is $?$ plz explain?? and also i realized but I am getting always correct answer plz suggest how to approach???
2
192 views
In a $4-$bit carry look ahead adder, the propagation delay of EX-OR gate is $20ns,$ AND and OR gates is $10ns.$ The sum and carry output of full adder takes $20ns$ and $10ns$ respectively. The total propagation delay of the above adder in $ns$ is
3
405 views
A 2-to-1 multiplexer having a switching delay of 1 μs is connected as shown in the figure. The output of the multiplexer is tied to its own select input S. The input which gets selected when S = 0 is tied to 1 and the input that gets selected when S= 1 is tied to 0. The output V0 will be 0 1 Pulse train of frequency 0.5 Mhz Pulse train of frequency 1.0 Mhz
1 vote