search
Log In
1 vote
65 views

Here $128$ block actually refers to Lines right?
So it should be $8+4+7=19$ Assume memory is word addessable?Thanks!

closed with the note: Wrong interpretation
in CO and Architecture
closed by
65 views
2
Set number = cache lines/k = 128/4 = 32 hence set number bits = 5

total bits = 8+5+4 = 17

1 Answer

2 votes
 
Best answer

it should be 17 bits ..


selected by

Related questions

0 votes
1 answer
1
77 views
Work done by me :for write it will always be $100ns$ Now for read :$20+0.2*100=40$ Total =$0.7*40+0.3*100=58$
asked Dec 24, 2017 in CO and Architecture saxena0612 77 views
0 votes
1 answer
2
88 views
My work: $1+0.1*5+0.05*50=4ns$ Now please give me reasoning about : missing in $L1$ i will access $L2$ and i did that now When i am missing in $L2$ isn`t this obvious that i have actually missed in $L1 $ or should i mention it by $0.05*0.1*50$ Thanks!
asked Dec 24, 2017 in CO and Architecture saxena0612 88 views
3 votes
1 answer
3
375 views
Consider a n-way cache with 'x blocks of 64 words each. The main memory of the system is having 8 million words. Size of the tag field is 16 bits and additional memory required for tags is 1024 bytes. What will be the values of n and x respectively? Answer 256 512
asked Jan 30, 2019 in CO and Architecture Ram Swaroop 375 views
2 votes
1 answer
4
365 views
A CPU cache is organized into 2 level cache L1 and L2 The penalty for L1 cache miss and L2 cache miss are 60 and 30 respectively for 1200 memory references The hit time of L1 and L2 are 5 and 10 clock cycles and penalty for L2 cache miss to main memory is 70 clock cycles. The average memory access time will be
asked Jan 29, 2019 in CO and Architecture Ram Swaroop 365 views
...