Register

hit ratio computation

670 views
0 0 votes
Consider a 4-way set associative cache that has 8 lines,with perfect LRU cache replacement and supports a block size of
16 bytes.
For the following memory access pattern (shown as byte addresses), find the hit ratio?
3, 5, 6, 21, 32, 14, 5, 10, 11, 12 ?

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · CN :- OSI ModelNext → · draw polygraph of th...
← Previous in category · Avg stall cycles per...Next in category → · memory access time
Position:
Show:

Related questions

1 1 vote
1 1 answer
925
925 views
rahulkarmakar asked Jun 16, 2023
925 views
Topic: Hit Ratio
The access time of a main memory is 800 ns and cache memory access time is 70 ns. The ratio of read and write requests is 7:3. The hit ratio for read access only is 80%. ...
0 0 votes
1 1 answer
2.6k
2.6k views
nirupama thakur asked Mar 17, 2018
2,598 views
Hit Ratio and miss ratio question
In some problems we multiply only with the second part of the equation with (1-H1) component and leave the first part. Whereas in other cases we multiply with cache hit a...
1 1 vote
1 1 answer
600
600 views
sh!va asked Jan 9, 2018
600 views
IES 2018 Memory hit miss ratio
Consider that a level of the memory hierarchy has a hit rate of 80%. Memory requests take 10 ns to complete if they hit in the level, and memory requests that miss in the...
4 4 votes
3 3 answers
2.0k
2.0k views
Parshu gate asked Nov 10, 2017
2,004 views
cache hit ratio
Consider an array A[200] and each element occupies 8-words. A 64-word cache is used and divided into 16-word blocks. What is the hit ratio for the following code segment:...