• recategorized by
514 views
2 2 votes

Answer given is 3.  But I think the answer should be 4 

conflict miss will occur in 100,108,114,1C7,128,1B5,100,108,1C7 (highlighted misses)

My approach: I found that no. of sets is 2 and only 1 bit will be sufficient.

Based on the binary form of the cache request given.I found that conflict misses to be in those highlighted areas.

Need your help if I am doing wrong somewhere or may be answer is incorrect.

Thanks in advance for your help.

Please log in or register to answer this question.

Position:
Show:

Related questions

0 0 votes
1 1 answer
2.8k
2.8k views
Prateek Raghuvanshi asked Dec 22, 2018
2,846 views
Consider the following cache A and B .let the average access times in cache A and B is $t_A$ and $t_B$ respectively.the value of $t_A+t_B$ _(in ns)Answer is given as 30.1...
1 1 vote
0 0 answers
886
886 views
Prabhat Kumar Sing 1 asked Jan 13, 2018
886 views
A computer has a 256 KB, K-way set associative write-back data cache with block size of 32 B. The address sent to the cache controller by the processor is of 32 bits. In ...
4 4 votes
1 1 answer
1.5k
1.5k views
Saikat Dutta asked Jan 10, 2018
1,464 views
Consider a 16-way set associative cache which holds 64 KB of data. The size of physical address is of 40 bits. A cache block consist of 4 words. Every data word is of 32 ...
3 3 votes
1 1 answer
1.0k
1.0k views
Rajnish Kumar 1 asked Jan 10, 2018
1,000 views
The designers of a cache system need to reduce the number of cache misses that occur in a certain group of programs.S1 : If compulsory misses are most common, then the de...