edited by
956 views
3 votes
3 votes
A 4-way set-associative cache memory unit with a capacity of 32 KB is built using a block size of 16 words. The word length is 32 bits. The size of the physical address space is 4 GB. What is the number of bits tag, set, and word offset field respectively?

I'm getting 19,7,4 because here it is given 1 word is 4 bytes.

However, the actual answer is 19,7,6 assuming a unique address is given for every byte.

When nothing is given I know that we assume byte addressable. But in the question they have given 1 word is 4 bytes. Word is the smallest entity which the processor deals with. So here processor deals with 4bytes chunks, right? So address space is only 30 bits and not 32bits right?

Which answer is correct?

@arjun sir pls clarify this
edited by

Please log in or register to answer this question.

Related questions

1 votes
1 votes
3 answers
1
Prasanna asked Dec 4, 2015
3,784 views
What is Byte Addressable and Word Addressable means in computer Architecture ? Difference between them with examples?I also find some sources like stack overflow and wik...
0 votes
0 votes
1 answer
2
focus _GATE asked Jun 5, 2015
6,424 views
16 KB, 4-way set-associative cache, 32-bit address, byte addressable memory, 32-byte cache blocks/linesHow many tag bits?Where would you find the word at address 0x200356...