• recategorized by
702 views
0 0 votes

A $5$ stage pipelined $\text{CPU}$ has the following sequence of stages:

  • $\text{IF}$ – instruction fetch from instruction memory
  • $\text{RD}$ – Instruction decode and register read
  • $\text{EX}$ – Execute: $\text{ALU}$ operation for data and address computation
  • $\text{MA}$ – Data memory access – for write access, the register read at $\text{RD}$ state is used.
  • $\text{WB}$ – Register write back

Consider the following sequence of instructions:

  • $\text{I1 : L  R0}, loc 1; \text{R0} <= \text{M}[loc1]$
  • $\text{I2 : A R0, R0;} \text{R0} <= \text{R0} +\text{R0}$
  • $\text{I3 : S R2, R0;} \text{R2} <= \text{R2} – \text{R0}$

Let each stage take one clock cycle.

What is the number of clock cycles taken to complete the above sequence of instructions starting from the fetch of $I_1$?

  1. $8$
  2. $10$
  3. $12$
  4. $15$

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

1 1 vote
0 0 answers
927
927 views
soujanyareddy13 asked Apr 12, 2022
927 views
Consider the expression $(a-1) * (((b+c) / 3)) + d))$. Let $\text{X}$ be the minimum number of registers required by an optimal code generation (without any register spil...
0 0 votes
1 answers 1 answer
6.3k
6.3k views
soujanyareddy13 asked Apr 12, 2022
6,264 views
Consider a machine with $40 \; \text{MHz}$ processor which has run a benchmark program. The executed program consists of $100,000$ instruction executions, with the follow...
0 0 votes
0 0 answers
600
600 views
soujanyareddy13 asked Apr 12, 2022
600 views
An application loads $100$ libraries at startup. Loading each library requires exactly one disk access. The seek time of the disk to a random location is given as $10 \; ...
4 4 votes
1 answers 1 answer
4.2k
4.2k views
soujanyareddy13 asked Apr 12, 2022
4,188 views
Consider the following types of languages:$\text{L1}:$ Regular,$\text{L2}:$ Context-free,$\text{L3}:$ Recursive,$\text{L4}:$ Recursively enumerable.Which of the following...