0 0 votes A $5$ stage pipelined $\text{CPU}$ has the following sequence of stages: $\text{IF}$ – instruction fetch from instruction memory $\text{RD}$ – Instruction decode and register read $\text{EX}$ – Execute: $\text{ALU}$ operation for data and address computation $\text{MA}$ – Data memory access – for write access, the register read at $\text{RD}$ state is used. $\text{WB}$ – Register write back Consider the following sequence of instructions: $\text{I1 : L R0}, loc 1; \text{R0} <= \text{M}[loc1]$ $\text{I2 : A R0, R0;} \text{R0} <= \text{R0} +\text{R0}$ $\text{I3 : S R2, R0;} \text{R2} <= \text{R2} – \text{R0}$ Let each stage take one clock cycle. What is the number of clock cycles taken to complete the above sequence of instructions starting from the fetch of $I_1$? $8$ $10$ $12$ $15$ CO & Architecture nielit2022apr-scientistb co-and-architecture pipelining + – soujanyareddy13 702 views answer comment Share Follow Print See 1 comment 1 1 comment reply Anjana5051 commented Apr 13, 2022 reply Follow flag https://gateoverflow.in/1391/Gate-cse-2005-question-68 0 0 replyShare Please log in or register to add a comment.