TLB is an address translation table that takes the virtual address from the CPU itself and gives the physical address of a memory reference. Cache takes the physical address and gives the data/instruction stored in that physical memory location. Both have similar architecture, Mappings, replacement algorithms, multiple levels, etc. The page table of a process is mapped onto TLB whereas the entire physical memory is mapped onto the cache.