1,699 views
1 1 vote
Consider a 4 way set associative cache of size 16 KB organized into 4 words block. Cache memory is designed with the write back protocol having the miss ratio of read and write operations as 30% and 40% respectively. The tine taken by CPU to access data from cache memory is 10 ns and Main memory access time is 460 ns. Processor generates 50% read requests and 50% write requests. What is the average memory access time considering both read and write operations ?

1 Answer

1 1 vote

Miss rate of Read = 0.3 and Hit rate of Read = 0.7

Miss rate of Write = 0.4 and Hit rate of Write = 0.6

50% are read requests and rest 50% are write requests.

Cache Memory Access time = 10ns and MM access time = 460ns.

Average Memory Access time when using Write Through protocol

$= 0.5(0.7(10) + 0.3(10 + 460))ns + 0.5(0.6(460) + 0.4(460))ns = 304ns$

Average Memory Access time when using Write Back protocol

 $= 0.5(0.7(10) + 0.3(10 + 460))ns + 0.5(0.6(10) + 0.4(10+460))ns = 171ns$

 

edited by
Position:
Show:

Related questions

2 2 votes
1 1 answer
1.0k
1.0k views
bsreevidya asked Jan 22, 2023
1,007 views
Consider a system that supports 2-address, 1-address, and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address ...
3 3 votes
2 2 answers
598
598 views
eggs asked Nov 24, 2024
598 views
Consider a hypothetical CPU that supports the following instruction set:- $\text{ADD } R_i, R_j$ - $\text{SUB } R_i, R_j$ - $\text{MOV } R_i, R_j$ - $\text{AND } R_i, ...
0 0 votes
0 0 answers
393
393 views
1 1 vote
1 1 answer
920
920 views
squirrel69 asked Nov 5, 2023
920 views
I have seen lots of questions like this :A load-store architecture in which memory operation applied only on LOAD and STORE instructions and other all operations are REG-...