Practice 14

Deepalitrapti asked Sep 24, 2018 • retagged Aug 17, 2022 by Shubham Sharma 2

188 views

See all

Please log in or register to answer this question.

Related questions

0 votes

1 answer

Swarnava Bose asked Feb 1, 2023

800 views

Unacademy Practice Question
Consider a 4 way set associative cache of size 16 KB organized into 4 words block. Cache memory is designed with the write back protocol having the miss ratio of read and write operations as 30% and 40% respectively. The tine taken by ... 50% read requests and 50% write requests. What is the average memory access time considering both read and write operations ?

Consider a 4 way set associative cache of size 16 KB organized into 4 words block. Cache memory is designed with the write back protocol having the miss ratio of read and...

Swarnava Bose

800 views

Swarnava Bose asked Feb 1, 2023

2 votes

1 answer

bsreevidya asked Jan 22, 2023

467 views

Practice Question Unacademy - Vishvadeep Gothi
Consider a system that supports 2-address, 1-address, and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address instructions and 'y' 1-address instructions then which of the following is the maximum ... $2 ^ i - 2 ^ a * x - y * 2 ^ a$

Consider a system that supports 2-address, 1-address, and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address ...

bsreevidya

467 views

bsreevidya asked Jan 22, 2023

1 votes

0 answers

squirrel69 asked Nov 5, 2023

257 views

No of 1 Address 2 Address 0 Address Instructions Practice
I have seen lots of questions like this : A load-store architecture in which memory operation applied only on LOAD and STORE instructions and other all operations are REG-REG instructions. Assume three address architecture. Find the minimum number of ... 3AI: 7 2AI:12 1AI:15 0AI:16 Please comment if anything wrong!!!

I have seen lots of questions like this :A load-store architecture in which memory operation applied only on LOAD and STORE instructions and other all operations are REG-...

squirrel69

257 views

squirrel69 asked Nov 5, 2023

1 votes

4 answers

admin asked Oct 23, 2019

1,767 views

Andrew S. Tanenbaum (OS) Edition 4 Exercise 1 Question 14 (Page No. 82)
A computer has a pipeline with four stages. Each stage takes the same time to do its work, namely, $1$ nsec. How many instructions per second can this machine execute?

A computer has a pipeline with four stages. Each stage takes the same time to do its work, namely, $1$ nsec. How many instructions per second can this machine execute?

admin

1.8k views

admin asked Oct 23, 2019

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Practice 14

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

0 reply

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

0