Register

sequential logic circuits

546 views
0 0 votes

You are given a free running clock with a duty cycle of 50% and a digital waveform f which changes only at the negative edge of the clock. Which one of the following circuits (using clocked D flip-flops) will delay the phase of f by 180°? cs20068a cs20068bimage

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · ExplainNext → · cd
← Previous in category · ISRO2015-6Next in category → · ISI2015-PCB-CS-3b
Position:
Show:

Related questions

5 5 votes
1 1 answer
215
215 views
GO Classes asked Jun 22
215 views
GO Classes DPP | GATE CS | Digital Logic | Combinational vs Sequential Circuits
Which statement correctly differentiates a combinational circuit from a sequential circuit?A combinational circuit depends only on current inputs, while a sequential circ...
4 4 votes
3 3 answers
553
553 views
GO Classes asked Jun 19, 2025
553 views
GO Classes DPP | Digital logic | Sequential circuits | GATE EC 2024
The sequence of states $\left(Q_1 Q_0\right)$ of the given synchronous sequential circuit is_____$00 \rightarrow 10 \rightarrow 11 \rightarrow 00$ $11 \rightarrow 00 \rig...
1 1 vote
1 1 answer
223
223 views
codertoday asked Nov 26, 2025
223 views
Sequential Circuits
Can someone please help me understand this circuit in depth, the equations of Ta and Tb, equation of Y and the truth table?
3 3 votes
3 3 answers
490
490 views
GO Classes asked Jun 24, 2025
490 views
GO Classes DPP | Digital logics | Sequential circuits| GATE EE
The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns , is ___________ MHz . (roun...