Register

GO Classes DPP | COA |ADDRESSING MODE

447 views
7 7 votes

A machine has $16$-bit instructions. An address field takes $5$ bits. The machine uses an expanding opcode scheme. If there are $12$ two-address instructions and $150$ one-address instructions, what is the maximum possible number of zero-address instructions?

  1. $1514$
     
  2. $1664$
     
  3. $48448$
     
  4. $49152$

3 Answers

0 0 votes

Adress Field Size = 5 bits.

So one 2 address instructions can generate 2^10 bit sequence combinations.

One 1 address instructions can genrate 2^5 bit sequence combinations.

And one 0 address instruction can generate 1 bit sequence combinations.

Equation :

Let n be the number of 0 address instructions 

12*(2^10) + 150*(2^5) + n * 1 <= (2^16)

12288 + 4800 + n <= 65536

n <= 48448

So Max value of N is 48448

 

Answer : C

Voting & Accepting an answer helps improve the community
Answer:
← Previous · GO Classes DPP | COA...Next → · GO Classes DPP | COA...
← Previous in category · GO Classes DPP | COA...Next in category → · GO Classes DPP | COA...
Position:
Show:

Related questions

5 5 votes
2 2 answers
431
431 views
GO Classes asked Sep 19, 2025
431 views
GO Classes DPP | COA |CACHE MEMORY
A computer system has a two-level cache (L1 and L2). The processor issues a memory request which is first sent to the L1 cache. The system has the following characteristi...
3 3 votes
2 2 answers
515
515 views
GO Classes asked Sep 19, 2025
515 views
GO Classes DPP | COA |PIPELINING
Processor A runs at $3$ GHz with a CPI of $1.5$. Processor B runs at $4$ GHz with a CPI of $1.2$. A program P , when compiled for Processor A , has $1 \times 10^9$ instru...
5 5 votes
2 2 answers
345
345 views
GO Classes asked Sep 19, 2025
345 views
GO Classes DPP | COA |CONTROL UNIT
Which of the following characteristics is a primary advantage of a hardwired control unit when compared to a microprogrammed control unit?EASE OF MODIFICATION HIGHER OPER...
6 6 votes
3 3 answers
402
402 views
GO Classes asked Sep 19, 2025
402 views
GO Classes DPP | COA |CACHE MEMORY
In a computer system with a $32$-bit physical address, the address is broken down for cache mapping as follows: Tag = $18$ bits, Index (Set) = $8$ bits, Offset = $6$ bits...