596 views
3 3 votes

Consider the following statements about interrupts.

$\text{S1}:$ A non vectored interrupt generally requires more time to identify the interrupting device compared to a vectored interrupt.

$\text{S2}:$ In daisy chaining, the CPU polls every I/O device to determine which device requested the interrupt.
 

Which of the following options is correct?

  1. $\text{S1}$ is TRUE and $\text{S2}$ is TRUE
     
  2. $\text{S1}$ is TRUE and $\text{S2}$ is FALSE
     
  3. $\text{S1}$ is FALSE and $\text{S2}$ is TRUE
     
  4. $\text{S1}$ is FALSE and $\text{S2}$ is FALSE

1 Answer

0 0 votes

statement1:

Because the CPU must manually check multiple devices in non-vectored systems, it takes significantly more time than the direct "vectored" approach.(True)

 

statement 2:

When the CPU receives an interrupt request, it sends out an Interrupt Acknowledge (INTA) signal. This signal passes through the first device, then the second, and so on. The first device in the chain that actually requested the interrupt "intercepts" the signal and stops it from moving further down the chain.

Polling is a software method where the CPU initiates the check. In Daisy Chaining, the CPU does not poll; the hardware signal automatically identifies the highest-priority device. so (False)

so option B

edited by
Answer:
Position:
Show:

Related questions

3 3 votes
2 2 answers
583
583 views
GO Classes asked Feb 13
583 views
Consider a processor with instruction size of $2\,\text{bytes}$ and $16$ registers. The instruction set consists of three instruction formats $L$, $M$, and $N$.$L$: has $...
1 1 vote
0 0 answers
384
384 views
GO Classes asked Feb 13
384 views
Consider a system with a $4\,\text{KB}$ direct-mapped data cache with a block size of $16\,\text{bytes}$. The system is byte addressable and has a physical address space ...
1 1 vote
1 1 answer
301
301 views
GO Classes asked Feb 12
301 views
Consider there are $8$ holes of size $20 \mathrm{~KB}, 4 \mathrm{~KB}, 25 \mathrm{~KB}, 18 \mathrm{~KB}, 7 \mathrm{~KB}, 9 \mathrm{~KB}, 15 \mathrm{~KB}$, and $12 \mathrm...
2 2 votes
1 1 answer
477
477 views
GO Classes asked Feb 12
477 views
Consider a computer with a word size of $1 ~\mathrm{byte}$, $1 ~\mathrm{MB}$ main memory designed with Direct mapped cache. If the main memory addressed data $\mathrm{(A2...