edited by
1,786 views
0 0 votes
Consider a machine with a 2-way set associative data cache of size 64Kbytes and block size 16bytes. The cache is managed using 32 bit virtual addresses and the page size is 4Kbyts. A program to be run on this machine begins as follows:
double ARR[1024] [1024] ;
int i, j ;
/* Initialize array ARR to 0.0 * /
for(i=0;i<1024;i++)
for(j=0;j<1024;j++)
ARR[i] [j]=0.0 ;
The size of double is 8 Bytes. Array ARR is stored in row major order. The cache is initially empty and no pre-fetching is done. The only data memory references made by the program are those to array ARR.
find the number of cache misses____

1 Answer

Position:
Show:

Related questions

2 2 votes
1 1 answer
140
140 views
naveendewangan asked Aug 2
140 views
Assume 15% of L1 misses are resolved in the victim cache. If retrieving data from the victim cache takes 4 cycles and retrieving data from main memory take 50 cycles, by ...
1 1 vote
1 1 answer
228
228 views
Ultra_Instinct_AM asked Jan 7
228 views
A processor has a base CPI of 1.2. Every instruction requires one instruction fetch, and 30% of instructions are loads and 10% are stores.The L1 cache miss rate (same for...
1 1 vote
1 1 answer
542
542 views
NIL DAS asked Nov 16, 2025
542 views