retagged by
5,622 views
5 5 votes


Consider the following memory organization of a processor. The virtual address is 40 bits, the physical address is 32 bits, the page size is 8 KB. The processor has a 4-way set associative 128-entry TLB i.e. each way has 32 sets. Each page table entry is 32 bits in size. The processor also has a 2-way set associative 32 KB L1 cache with line size of 64 bytes.
What is the total size of the page table?

  1.   8MB
  2.   10MB
  3.   2MB

1 Answer

2 2 votes
Physical address is 32 bits. So physical memory is $2^{32}$. Size of a page is 8 KB ($=2^{13}$ bytes). So number of pages $=\frac{2^{32}}{2^{13}}=2^{19}$. Each page table entry (PTE) is 32 bits (4 bytes). No. of PTE is equal to no. of pages because, for each page, a PTE must be there. Therefore, total size of page table must be No. of PTE * size of  PTE $=2^{19} * 2^2 = 2^{21} = 2$ MB.
Position:
Show:

Related questions

1 1 vote
0 0 answers
2.4k
2.4k views
Harsh Kumar asked Aug 12, 2018
2,368 views
I have watched two video lectures on OS memory management (PK Biswas and IISc Mathew Jacob). In both lectures they say that the compiler assumes (while compiling and gene...
0 0 votes
0 0 answers
1.1k
1.1k views
srestha asked Jul 26, 2018
1,064 views
Consider a system with byte-addressable memory, 32 bit logical addresses, 4 kilobyte page size and page table entries of 4 bytes each. The size of the page table in the s...
2 2 votes
1 answers 1 answer
1.6k
1.6k views
shikharV asked Jan 19, 2016
1,565 views
Given answer: A. Please explain
0 0 votes
1 answers 1 answer
1.2k
1.2k views