• retagged by
1,069 views
4 4 votes
Consider a cache with a line size of 64 bytes. Assume that on average 30% of the lines
in the cache are dirty. A word consists of 8 bytes.
a. Assume there is a 3% miss rate (0.97 hit ratio). Compute the amount of main
memory traffic, in terms of bytes per instruction for both write-through and writeback
policies. Memory is read into cache one line at a time. However, for write
back, a single word can be written from cache to main memory.

Here nothing is given on how many instructions,no of reads or write are more etc.I am trying this by assuming 100 instructions,but how to divide this in no of read and write instructions and then calculate read hits,read miss,write throughs. I tried to search in solution manual but I am not understanding the solution given.Please help.

Please log in or register to answer this question.

Position:
Show:

Related questions

0 0 votes
0 0 answers
801
801 views
rahul sharma 5 asked May 31, 2017
801 views
A microprocessor provides an instruction capable of moving a string of bytes fromone area of memory to another. The fetching and initial decoding of the instructiontakes ...
0 0 votes
1 1 answer
796
796 views
rahul sharma 5 asked May 24, 2017
796 views
Assume the following performance characteristics on a cache read miss: one clockcycle to send an address to main memory and four clock cycles to access a 32-bit wordfrom ...
0 0 votes
1 1 answer
1.3k
1.3k views
AngshukN asked Jun 22, 2022
1,266 views
Consider two microprocessors having 8- and 16-bit-wide external data buses, respectively. The two processors are identical otherwise and their bus cycles take just as lon...
0 0 votes
0 0 answers
686
686 views
lucifer069 asked Sep 15, 2021
686 views
Consider the following assembly code:Instruction DescriptionLD R1, 45(R2) Read data from memory and store in R1. Memory address is calculated by adding 45 to the content ...