search
Log In
29 votes
5.1k views

The microinstructions stored in the control memory of a processor have a width of $26$ bits. Each microinstruction is divided into three fields: a micro-operation field of $13$ bits, a next address field $(X),$ and a MUX select field $(Y).$ There are $8$ status bits in the input of the MUX.

 

How many bits are there in the $X$ and $Y$ fields, and what is the size of the control memory in number of words?

  1. $10, 3, 1024$
  2. $8, 5, 256$
  3. $5, 8, 2048$
  4. $10, 3, 512$
in CO and Architecture
edited by
5.1k views
2

I am not  getting how the size of control memory$=1024$?

I am ok with calculating $X$ and $Y$.But i think

control memory size=number of different microinstruction * size of each micro instruction 

                               =$1024 *26 \,\,bits=26624bits$=$3328 Bytes$=$3328 words$ (if i consider word size = 1 Byte)

If the solution is correct then this solution is wrong

https://gateoverflow.in/112421/vertical-microprogrammed

1
I think the word size is considered to be 26bits.
8

 @sourav, Control memory is nothing but the collection of control words, in this question next address field is 10 which means there are 1024 control words are there.

0
Notice in this question Load and increment both are connected to MUX output. But at a time only one will be active.
1
@chhotu ... so does is affect the width of micro-instruction ?? I  also have the same doubt like @ Sourav X = 10 ,so their are 2^10 microinstructions are present so control memory size should be 1024 * 26 bit.
0
what is the purpose of mux here?what functionality do the status bits provide?
3
Read last line of question carefully. We just need to say size in words, that is how many words will be there, question is not asking for absolute size i.e. in bits or bytes.

Hope this is clear.
1
This question was asked in BARC 2019 (with the exact same values and options)

I couldn't add a tag to the question, I think it's because I don't have the question-editing privilege

2 Answers

42 votes
 
Best answer
$x + y + 13 = 26  \rightarrow (1)$
$y = 3$  $(y)$ is no of bits used to represent 8 different states of multiplexer $ \rightarrow (2)$
$x$ is no of bits required represent size of control memory
$x = 10$ from $(1)$ and $(2)$

$\therefore$ Size of control memory $= 2^x = 2^{10}= 1024$

Correct Answer: $A$

edited by
0
is this there in portion?
0
Could you please explain how the control memory is calculated ?
0
Can you mention a resource for studying micro programming control words, horizontal control signal, vertical control signal, i am getting a lot of confusion here
3

Need to watch both lectures for complete understanding.

0
Both the video are same, ....please verify that only one video cover the topic completely
0
any significance of the figure given?
0 votes
The number of bits in Control memory =26.
From the given data each instruction divided into op field (13)+X(next address field)+Y(MUX)
8(23) status bits in the inputs of the MUX then three bits in the MUX select field.
No. of bits in control memory next address field=26-13-3 =10
size of the control memory in number of words is 210=1024 words
Answer:

Related questions

28 votes
1 answer
1
3.4k views
A CPU has only three instructions $I1, I2$ and $I3,$ which use the following signals in time steps $T1-T5$: $I1 : T1$ : Ain, Bout, Cin $T2$ : PCout, Bin $T3$ : Zout, Ain $T4$ : Bin, Cout $T5$ : End $I2 : T1$ : Cin, Bout, Din $T2$ : Aout, Bin $T3$ : Zout, Ain $T4$ : Bin, Cout $T5$ ... $(T1 + T2 + T3).I3 + T1.I1$ $(T1 + T2 ).I1 + (T2 + T4).I3 + T3$ $(T1 + T2 ).I2 + (T1 + T3).I1 + T3$
asked Nov 2, 2014 in CO and Architecture Ishrat Jahan 3.4k views
45 votes
4 answers
2
7.8k views
Consider the following program segment for a hypothetical CPU having three user registers $R_1, R_2$ and $R_3.$ \begin{array}{|l|l|c|} \hline \text {Instruction} & \text{Operation }& \text{Instruction size (in Words)} \\\hline \text{MOV $R_1,5000$} & \text{$R1$} \ ... text{2 clock cycles }\\\hline \end{array} The total number of clock cycles required to execute the program is $29$ $24$ $23$ $20$
asked Apr 24, 2016 in CO and Architecture jothee 7.8k views
30 votes
4 answers
3
6.3k views
A 4-stage pipeline has the stage delays as $150$, $120$, $160$ and $140$ $nanoseconds$, respectively. Registers that are used between the stages have a delay of $5$ $nanoseconds$ each. Assuming constant clocking rate, the total time taken to process $1000$ data items ... will be: $\text{120.4 microseconds}$ $\text{160.5 microseconds}$ $\text{165.5 microseconds}$ $\text{590.0 microseconds}$
asked Sep 19, 2014 in CO and Architecture Kathleen 6.3k views
39 votes
9 answers
4
11.1k views
A hard disk with a transfer rate of $10$ Mbytes/second is constantly transferring data to memory using DMA. The processor runs at $600$ MHz, and takes $300$ and $900$ clock cycles to initiate and complete DMA transfer respectively. If the size of the transfer is $20$ Kbytes, what is the percentage of processor time consumed for the transfer operation? $5.0 \%$ $1.0\%$ $0.5\%$ $0.1\%$
asked Sep 19, 2014 in CO and Architecture Kathleen 11.1k views
...