• edited by
20,077 views
51 51 votes

The microinstructions stored in the control memory of a processor have a width of $26$ bits. Each microinstruction is divided into three fields: a micro-operation field of $13$ bits, a next address field $(X),$ and a MUX select field $(Y).$ There are $8$ status bits in the input of the MUX.

How many bits are there in the $X$ and $Y$ fields, and what is the size of the control memory in number of words?

  1. $10, 3, 1024$
  2. $8, 5, 256$
  3. $5, 8, 2048$
  4. $10, 3, 512$

2 Answers

Best answer
60 60 votes
$x + y + 13 = 26  \rightarrow (1)$
$y = 3$  $(y)$ is no of bits used to represent 8 different states of multiplexer $ \rightarrow (2)$
$x$ is no of bits required represent size of control memory
$x = 10$ from $(1)$ and $(2)$

$\therefore$ Size of control memory $= 2^x = 2^{10}= 1024$

Correct Answer: $A$
• edited by
3 3 votes
The number of bits in Control memory =26.
From the given data each instruction divided into op field (13)+X(next address field)+Y(MUX)
8(23) status bits in the inputs of the MUX then three bits in the MUX select field.
No. of bits in control memory next address field=26-13-3 =10
size of the control memory in number of words is 210=1024 words
Answer:
Position:
Show:

Related questions

36 36 votes
3 answers 3 answers
12.5k
12.5k views
Ishrat Jahan asked Nov 2, 2014
12,462 views
A CPU has only three instructions $I1, I2$ and $I3,$ which use the following signals in time steps $T1-T5$:$I1 : T1$ : Ain, Bout, Cin $T2$ : PCout, Bin $T...
81 81 votes
6 answers 6 answers
30.3k
30.3k views
go_editor asked Apr 24, 2016
30,304 views
Consider the following program segment for a hypothetical CPU having three user registers $R_1, R_2$ and $R_3.$$$ \begin{array}{|l|l|c|} \hline \text{Instruction} & \text...
54 54 votes
5 answers 5 answers
28.7k
28.7k views
Kathleen asked Sep 18, 2014
28,665 views
A 4-stage pipeline has the stage delays as $150$, $120$, $160$ and $140$ $nanoseconds$, respectively. Registers that are used between the stages have a delay of $5$ $nano...
82 82 votes
11 answers 11 answers
42.3k
42.3k views
Kathleen asked Sep 18, 2014
42,265 views
A hard disk with a transfer rate of $10$ Mbytes/second is constantly transferring data to memory using DMA. The processor runs at $600$ MHz, and takes $300$ and $900$ clo...