Register

pipeline

1,368 views

1 Answer

0 0 votes

I am also getting 12...please can anyone tell is there any mistake?

Voting & Accepting an answer helps improve the community
← Previous · ProtocolsNext → · ace 2017 test series
← Previous in category · What is the differen...Next in category → · computer architectur...
Position:
Show:

Related questions

2 2 votes
3 3 answers
710
710 views
Swapnil Ganguly_1 asked Jan 3
710 views
COA Pipeline Question (MadeEasy OTS)
A 5-stage pipeline has the following stages:Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Process Data (PD), and Write Back (WB).The IF, ID, and OF...
2 2 votes
2 2 answers
449
449 views
ASUR asked Sep 19, 2025
449 views
Doubt in pipeline
If in the pipelining there is not mention something about split phase then by default we have to assume there is spilt phase or we should not assume split phase by defaul...
2 2 votes
2 2 answers
473
473 views
GO Classes asked Sep 17, 2025
473 views
GO Classes DPP | COA |PIPELINE
A six-stage pipeline processor has the stages: Fetch (FE), Decode (DE), Register Read (RR), Execute (EX), Memory Access (MA), and Write Back (WB). Each stage takes $1$ cl...
3 3 votes
3 3 answers
489
489 views
GO Classes asked Sep 15, 2025
489 views
GO Classes DPP | COA |PIPELINE
An instruction's execution is divided into $5$ stages with the following individual stage delays:Instruction Fetch (IF): $10$ nsInstruction Decode (ID): $8$ nsExecute (EX...