Register

madeeasy
closed

• retagged by
572 views
0 0 votes
closed with the note: Good answers given on: https://gateoverflow.in/20086/page-replacement and a few others

My question is how does cache block size affect the placement of blocks/addresses in cache? Example: here 2 word cache block vs 1 word cache block size. What will be the difference?

1 Answer

0 0 votes
answer will be line -0

main memorya nd cache block size should be same..for placing the addresses block size will not affect as long as the block size of all addresses are same as the cache and main memory block size

If the requested blocks are different in size we will make it same as cache /MM block size by appending 0's at MSB sides
Voting & Accepting an answer helps improve the community
← Previous · madeeasy_DBMSNext → · partial order
← Previous in category · pipeline bypassingNext in category → · madeeasy
Position:
Show:

Related questions

75 75 votes
9 answers 9 answers
40.4k
40.4k views
Kathleen asked Sep 13, 2014
40,361 views
GATE CSE 1992 | Question: 5-a
The access times of the main memory and the Cache memory, in a computer system, are $500$ n sec and $50$ nsec, respectively. It is estimated that $80\%$ of the main memor...
4 4 votes
1 answers 1 answer
2.1k
2.1k views
Ram Swaroop asked Jan 30, 2019
2,083 views
MadeEasy Test Series 2019: CO & Architecture- Cache Memory
Consider a n-way cache with 'x blocks of 64 words each. The main memory of the system is having 8 million words. Size of the tag field is 16 bits and additional memory re...
5 5 votes
1 answers 1 answer
2.1k
2.1k views
Ram Swaroop asked Jan 29, 2019
2,081 views
MadeEasy Test Series 2019: CO & Architecture - Cache Memory
A CPU cache is organized into 2 level cache L1 and L2 The penalty for L1 cache miss and L2 cache miss are 60 and 30 respectively for 1200 memory references The hit time o...
0 0 votes
1 1 answer
1.2k
1.2k views
snaily16 asked Jan 28, 2019
1,211 views
MadeEasy Full Length Test 2019: CO & Architecture - Cache Memory
Consider a 2 way set associative cache with 4 blocks. The memory block requests in the order.4,6,3,8,5,6,0,15,6,17,20,15,0,8If LRU is used for block replacement then memo...