Register

madeeasy
closed

• retagged by
365 views
Voting & Accepting an answer helps improve the community
← Previous · DS ..Linked ListNext → · MadeEasy Subject Tes...
← Previous in category · madeeasyNext in category → · MadeEasy Subject Tes...
Position:
Show:

Related questions

78 78 votes
11 answers 11 answers
33.7k
33.7k views
go_editor asked Sep 28, 2014
33,742 views
GATE CSE 2014 | Set 1 | Question: 43
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
197 197 votes
9 answers 9 answers
78.2k
78.2k views
Kathleen asked Sep 22, 2014
78,189 views
GATE CSE 2005 | Question: 68
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...
74 74 votes
4 answers 4 answers
35.7k
35.7k views
Kathleen asked Sep 12, 2014
35,671 views
GATE CSE 2008 | Question: 36
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...
2 2 votes
1 answers 1 answer
1.5k
1.5k views
Satbir asked Jan 16, 2019
1,519 views
MadeEasy Test Series 2019: CO & Architecture - Pipelining
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)