Register

ISRO 2010-ECE Shift register

• edited by
1,166 views
1 votes
1 votes

Given shift register is initially loaded with the bit pattern "1010". After how many clock cycles will the content of shift register be "1010" again?


a) 5

b) 9

c) 7
d) 15

• edited by
User Avatar

1 Answer

Best answer
2 votes
2 votes

initially     1010

  1            1101

  2            0110

  3             0011

  4             0001

  5             1000

  6             0100

  7             1010 (Answer C)

• selected by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

4.3k
views
1 answers
1 votes
sh!va asked Mar 3, 2017
4,256 views
ISRO 2007- ECE Shift Register
The shift register shown in the given figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the ... content of the shift register become 1010 again?a) 3b) 7c) 11d) 15
User Avatar
1.3k
views
1 answers
2 votes
sh!va asked Feb 28, 2017
1,296 views
ISRO 2010-ECE Digital logic
What is the maximum clock frequency at the given circuit can be operated without timing violations? Assume that the Combinational logic delay is 10 ns and the clock duty cycle varies from 40% to 60 %. a) 100 MHzb) 50 MHzc) 40 MHzd) 25 MHz
User Avatar
1.2k
views
1 answers
0 votes
sh!va asked Mar 3, 2017
1,243 views
ISRO 2006- ECE K Map
The function shown in the figure when simplified will yield a result with _______ terms$2$4$7$14$
User Avatar
1.1k
views
1 answers
1 votes
sh!va asked Mar 3, 2017
1,142 views
ISRO 2006-ECE
Given the decimal number -19 an eight bit two's complement representation is given bya) 11101110b) 11101101c) 11101100d) none of these
User Avatar
Link Copied!