Register

Coa practice question

• retagged by
881 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · #first course in pro...Next → · Confusion between Ku...
← Previous in category · Register RenamingNext in category → · cache memory
Position:
Show:

Related questions

1 1 vote
1 answers 1 answer
254
254 views
Vishnu__ asked Jan 20
254 views
Practice Type | COA | Overflow |
Question:Let A and B are 8 bit registers and used to represent the data in signed 2's complement notation. In the following the correct statement(s) is/are:The overflow o...
1 1 vote
0 0 answers
321
321 views
Vishnu__ asked Jan 20
321 views
Practice Type | COA | Instruction Set |
 Consider a processor with 30 general purpose registers and an instruction set size of 28. Each instruction has 4 fields as shown below Instruction CodeOperation | Source...
2 2 votes
0 0 answers
297
297 views
NullPointer_Pro asked Dec 24, 2025
297 views
GATE CS Practice : The "Dirty Bit" Avalanche (COA)
A system has a 2-level cache (L1, L2) and Main memory.L1 Hit Time: 1 nsL2 Hit Time: 10 nsMain Memory Access Time: 100 nsL1 Hit Rate: 90%L2 Hit Rate: (Global) 95% (Wait! I...
0 0 votes
0 0 answers
145
145 views
Vishnu__ asked Jan 20
145 views
Practice Type | COA | Secondary Memories |
A magnetic surface has 256 tracks (T₀ to T₂₅₅), 128 sectors/track (S₀ to S₁₂₇) and each sector data storage capacity is 512 Bytes (B₀ to B₅₁₁). In the entire surface, let...