• retagged by
632 views

1 Answer

Position:
Show:

Related questions

0 0 votes
1 1 answer
1.4k
1.4k views
sh!va asked Feb 28, 2017
1,371 views
The theoretical dividing line between Reduced Instruction Set computing (RISC) microprocessor and Complex Instructions Set Computing (CISC) microprocessor isa) Instructio...
2 2 votes
1 1 answer
1.0k
1.0k views
gate_forum asked Feb 1, 2017
1,024 views
State True/False: "CISC architectures may perform better than RISC architectures in network centric applications."
0 0 votes
1 1 answer
1.4k
1.4k views
gate_forum asked Feb 2, 2016
1,427 views
When is incremented value of PC(program counter) available in variable sized instructions?during decode phaseafter instruction executionduring fetch phasenone
75 75 votes
4 answers 4 answers
24.5k
24.5k views
go_editor asked Sep 29, 2014
24,458 views
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...