Login
Register
Dark Mode
Brightness
Ambient Glow – Questions list
Register
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged io-handling
1
1 vote
0
0 answers
19
19 views
I/O INTERRUPT QUESTION
Assume the number of clock cycles for a polling operation, including transferring to the polling routine, accessing the device, and restarting the user program, is 400 cy...
NIL DAS
19
views
asked
Dec 11, 2025
CO & Architecture
io-handling
interrupts
co-and-architecture
+
–
1
1 vote
1
1 answer
571
571 views
IO Organization : Comparing Programmed I/O and Interrupt I/O Performance
A device with data transfer rate 20 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 10 microseconds.What is the total time requ...
hrupam
571
views
asked
Apr 14, 2025
CO & Architecture
co-and-architecture
interrupts
io-handling
+
–
0
0 votes
0
0 answers
429
429 views
UGC NET CSE | June 2023 | Part 2: 77
Given below are two statements: one is labelled as Assertion $\text{A}$ and the other is labelled as Reason $\text{R}$ .Assertion $\text{A}$ : I/O protection is ensured b...
admin
429
views
asked
Jul 28, 2023
Operating System
ugcnetcse-june2023-paper2
io-handling
hardware-trap
interrupts
assertion-reasoning
+
–
0
0 votes
1
answers
1 answer
492
492 views
self doubt
Can Interrupt-Driven I/O be memory mapped?Polling is memory mapped or IO mapped?
Rutuja7
492
views
asked
Mar 7, 2023
CO & Architecture
co-and-architecture
io-handling
+
–
5
5 votes
1
1 answer
1.4k
1.4k views
Applied Course | Mock GATE | Test 1 | Question: 62
Consider a $32$ bit, $10$ MIPS processor with an interrupt driven interface. Suppose a hard disk has a $16$ bit data bus and is connected to the processor and its transfe...
Applied Course
1.4k
views
asked
Jan 16, 2019
CO & Architecture
applied-course-2019-mock1
io-handling
co-and-architecture
interrupts
+
–
0
0 votes
1
1 answer
1.5k
1.5k views
ACE Test-4(GCO-2)
Correct Statements ???S1 : Generally I/O mapped I/O technique is used to connect more number of I/O devices then memory mapped I/O technique.S2 : Processor generates memo...
arya_stark
1.5k
views
asked
Jan 15, 2019
CO & Architecture
co-and-architecture
io-organization
io-handling
+
–
0
0 votes
2
2 answers
1.5k
1.5k views
MadeEasy Test Series: CO & Architecture - IO Handling
A CPU scans the status of output I/O device every 20ms. The interface for the I/O device includes two different parts one for status and other for data output. Assume the...
Parth Shah
1.5k
views
asked
Jan 6, 2019
CO & Architecture
made-easy-test-series
co-and-architecture
io-handling
+
–
1
1 vote
1
1 answer
1.6k
1.6k views
Gateforum Test Series: Operating System - Io Handling
Shouldn’t the answer be A but D is provided as an answer
Gupta731
1.6k
views
asked
Nov 25, 2018
Operating System
gateforum-test-series
operating-system
io-handling
+
–
1
1 vote
1
answers
1 answer
1.7k
1.7k views
I/O-COA
I think percentage of processor time consumed should be $\frac{ \,ISR\,time}{ISR\,time+\,Data\,Transfer\,Time}=\frac{100}{100+122}$.Is it correct?
Ayush Upadhyaya
1.7k
views
asked
Oct 30, 2018
CO & Architecture
co-and-architecture
interrupts
io-handling
numerical-answers
+
–
2
2 votes
2
2 answers
2.4k
2.4k views
Non Vectored Interrupt
Na462
2.4k
views
asked
Oct 21, 2018
CO & Architecture
interrupts
co-and-architecture
io-handling
+
–
1
1 vote
1
1 answer
1.6k
1.6k views
Vectored I/O
Na462
1.6k
views
asked
Sep 24, 2018
CO & Architecture
co-and-architecture
interrupts
io-handling
+
–
4
4 votes
1
answers
1 answer
2.4k
2.4k views
I/O operation
Please Explain Every Point :)Ans. All are Correct
Na462
2.4k
views
asked
Aug 13, 2018
CO & Architecture
co-and-architecture
interrupts
io-handling
+
–
3
3 votes
5
5 answers
3.6k
3.6k views
MadeEasy Test Series: CO & Architecture - Io Handling
Consider a system employing interrupt driven I/O for a particular device that transfer data at an average of 8 KB/sec on a continuous basis. Consider interrupt processing...
Na462
3.6k
views
asked
Jul 25, 2018
CO & Architecture
co-and-architecture
interrupts
made-easy-test-series
io-handling
+
–
0
0 votes
2
2 answers
1.6k
1.6k views
UGC NET CSE | July 2018 | Part 2 | Question: 54
Normally user programs are prevented from handling I/O directly by I/O instructions in them. For CPUs having explicit I/O instructions, such I/O protection is ensured by ...
Pooja Khatri
1.6k
views
asked
Jul 13, 2018
Operating System
ugcnetcse-july2018-paper2
operating-system
io-handling
+
–
0
0 votes
0
0 answers
732
732 views
ISI Mtech exam -2016
Please help me with this question..The CPU of a system having an execution rate of 1 million instructions per second needs 4 machine cycles on an average for executing an...
Vikram Saurabh
732
views
asked
May 3, 2018
CO & Architecture
userisi2016
usermod
dma
io-handling
+
–
6
6 votes
4
4 answers
5.4k
5.4k views
ISRO CSE 2018 | Question: 65
Of the following, which best characterizes computers that use memory-mapped $\text{I/O}?$The computer provides special instructions for manipulating $\text{I/O}$ ports$\t...
Arjun
5.4k
views
asked
Apr 22, 2018
CO & Architecture
isro2018
co-and-architecture
io-handling
+
–
40
40 votes
4
answers
4 answers
17.5k
17.5k views
GATE CSE 2018 | Question: 9
The following are some events that occur after a device controller issues an interrupt while process $L$ is under execution.P. The processor pushes the process status of ...
gatecse
17.5k
views
asked
Feb 14, 2018
Operating System
gatecse-2018
operating-system
interrupts
normal
one-mark
co-and-architecture
io-handling
+
–
1
1 vote
0
0 answers
302
302 views
Doubt-03
State whether the following statements are TRUE or FALSE:Data transfer between a microprocessor and an I/OI device is usually faster in memory-mapped-I/O scheme than in I...
rishu_darkshadow
302
views
asked
Oct 4, 2017
CO & Architecture
co-and-architecture
io-handling
+
–
1
1 vote
1
1 answer
2.2k
2.2k views
status Register & I/o
What is the work of status register in I/O operation ?
Sunil8860
2.2k
views
asked
Aug 8, 2017
CO & Architecture
co-and-architecture
io-handling
register
+
–
2
2 votes
1
1 answer
1.2k
1.2k views
MadeEasy Subject Test: CO & Architecture - Io Handling
The solution says that the answer should be 80, but applying the formula (x/y)*100, where x is 250 and y is 200 fraction comes out to be greater than 1. Am i making a mis...
kimaya
1.2k
views
asked
Jul 8, 2017
CO & Architecture
co-and-architecture
made-easy-test-series
interrupts
io-handling
+
–
0
0 votes
0
0 answers
649
649 views
MadeEasy Subject Test: CO & Architecture - Io Handling
jatinmittal199510
649
views
asked
Feb 2, 2017
CO & Architecture
made-easy-test-series
co-and-architecture
io-handling
+
–
1
1 vote
5
answers
5 answers
4.6k
4.6k views
MadeEasy Subject Test: CO & Architecture - Io Handling
A device with data transfer rate of 8 KBps is connected to a CPU. Data is transferred bytewise. Let interrupt overhead be 2 μsec. The byte transfer time between the devic...
Pankaj Joshi
4.6k
views
asked
Jan 26, 2017
CO & Architecture
made-easy-test-series
co-and-architecture
io-handling
+
–
1
1 vote
1
1 answer
955
955 views
MadeEasy Subject Test: CO & Architecture - Io Handling
Lucky sunda
955
views
asked
Jan 8, 2017
CO & Architecture
made-easy-test-series
co-and-architecture
io-handling
+
–
0
0 votes
1
answers
1 answer
1.2k
1.2k views
Test by Bikram | Operating Systems | Test 2 | Question: 23
A moving arm disk-storage device has the following specifications. Number of tracks per recording surface – $200$ Disk – rotation speed – $2400$ rpm Track storage capacit...
Bikram
1.2k
views
asked
Dec 26, 2016
Operating System
tbb-os-2
numerical-answers
operating-system
disk
storage
io-handling
+
–
0
0 votes
2
2 answers
1.1k
1.1k views
MadeEasy Test Series: CO & Architecture - I/O Handling
#plz check??
Hradesh patel
1.1k
views
asked
Nov 27, 2016
CO & Architecture
made-easy-test-series
co-and-architecture
io-handling
+
–
3
3 votes
2
answers
2 answers
2.7k
2.7k views
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 23
A hard disk is connected to a $2$ GHz processor through a DMA controller which works in burst mode. The initial set up of a DMA transfer takes $1000$ clock cycles for the...
Bikram
2.7k
views
asked
Nov 25, 2016
CO & Architecture
tbb-coa-1
co-and-architecture
numerical-answers
io-handling
dma
+
–
0
0 votes
2
answers
2 answers
1.2k
1.2k views
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 17
The fastest mode of data transfer is:Programmable I/OInterrupt I/ODMABoth A and B
Bikram
1.2k
views
asked
Nov 25, 2016
CO & Architecture
tbb-coa-1
co-and-architecture
io-handling
interrupts
dma
+
–
32
32 votes
5
answers
5 answers
11.6k
11.6k views
GATE CSE 1990 | Question: 4-ii
State whether the following statements are TRUE or FALSE with reason:The data transfer between memory and I/O devices using programmed I/O is faster than interrupt-driven...
Misbah Ghaya
11.6k
views
asked
Nov 23, 2016
CO & Architecture
gate1990
true-false
co-and-architecture
io-handling
interrupts
+
–
14
14 votes
4
4 answers
4.3k
4.3k views
GATE CSE 1987 | Question: 2b
State whether the following statements are TRUE or FALSE:Data transfer between a microprocessor and an I/O device is usually faster in memory-mapped-I/O scheme than in I/...
Misbah Ghaya
4.3k
views
asked
Nov 9, 2016
CO & Architecture
gate1987
co-and-architecture
io-handling
true-false
+
–
Page:
1
2
next »