menu
Login
Register
search
Log In
account_circle
Log In
Email or Username
Password
Remember
Log In
Register
I forgot my password
Register
Username
Email
Password
Register
add
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
GO Book for GATECSE 2022
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Exact tag match
Recent Posts
A Short Guide to GATE
Seeking DRDO Scientist B previous year papers
STRATEGY TO EFFECTIVELY CREATE SHORT & MICRO NOTES FOR GATE EXAM AND BEST REVISION STRATEGY BY AIR-"152"
My Video Experience AIR-152 GATE_CS(Some More motivation)!!!!!!
AIR 33 IN GATE 2021 AND HOW I USED GATEOVERFLOW DURING MY PREPARATION
Subjects
All categories
General Aptitude
(2.1k)
Engineering Mathematics
(8.5k)
Digital Logic
(3.1k)
Programming and DS
(5.2k)
Algorithms
(4.5k)
Theory of Computation
(6.3k)
Compiler Design
(2.2k)
Operating System
(4.7k)
Databases
(4.3k)
CO and Architecture
(3.5k)
Computer Networks
(4.3k)
Non GATE
(1.2k)
Others
(1.5k)
Admissions
(595)
Exam Queries
(838)
Tier 1 Placement Questions
(16)
Job Queries
(71)
Projects
(19)
Unknown Category
(1.1k)
Follow @gateoverflow
GATE Overflow
Recent questions tagged interrupts
Recent Blog Comments
A Wonderful journey and a Great compilation of...
@hitchh1ker Thank You :) I will share TOC and...
may i know ur emailID ...just want to ask few...
Congratulations !!👍 Were u preparing full...
Congrats and thanks for detailed guide.
Network Sites
GO Mechanical
GO Electrical
GO Electronics
GO Civil
CSE Doubts
Recent questions tagged interrupts
0
votes
1
answer
1
NIELIT 2016 DEC Scientist B (CS) - Section B: 39
External Interrupt may not arise because of illegal or erroneous use of an instruction. a timing device. external source. I/O devices.
External Interrupt may not arise because of illegal or erroneous use of an instruction. a timing device. external source. I/O devices.
asked
Mar 31, 2020
in
CO and Architecture
Lakshman Patel RJIT
484
views
nielit2016dec-scientistb-cs
co-and-architecture
interrupts
0
votes
1
answer
2
NIELIT 2017 DEC Scientist B - Section B: 49
Which of the following is false? Interrupts which are initiated by an instruction are software interrupts When a subroutine is called, the address of the instruction following the CALL instruction is stored in the stack pointer A micro program which is written as $0$’s and $1$’s is a binary micro program None of the options
Which of the following is false? Interrupts which are initiated by an instruction are software interrupts When a subroutine is called, the address of the instruction following the CALL instruction is stored in the stack pointer A micro program which is written as $0$’s and $1$’s is a binary micro program None of the options
asked
Mar 30, 2020
in
CO and Architecture
Lakshman Patel RJIT
505
views
nielit2017dec-scientistb
co-and-architecture
interrupts
instruction-format
0
votes
1
answer
3
UGCNET-Jan2017-III: 1
Which of the following is an interrupt according to temporal relationship with system clock? Maskable interrupt Periodic interrupt Division by zero Synchronous interrupt
Which of the following is an interrupt according to temporal relationship with system clock? Maskable interrupt Periodic interrupt Division by zero Synchronous interrupt
asked
Mar 24, 2020
in
CO and Architecture
jothee
235
views
ugcnetjan2017iii
interrupts
co-and-architecture
1
vote
1
answer
4
Andrew S. Tanenbaum (OS) Edition 4 Exercise 5 Question 37 (Page No. 432)
The clock interrupt handler on a certain computer requires $2\: msec$ (including process switching overhead) per clock tick. The clock runs at $60\: Hz.$ What fraction of the CPU is devoted to the clock?
The clock interrupt handler on a certain computer requires $2\: msec$ (including process switching overhead) per clock tick. The clock runs at $60\: Hz.$ What fraction of the CPU is devoted to the clock?
asked
Oct 28, 2019
in
Operating System
Lakshman Patel RJIT
415
views
tanenbaum
operating-system
input-output
interrupts
descriptive
0
votes
0
answers
5
Andrew S. Tanenbaum (OS) Edition 4 Exercise 5 Question 11 (Page No. 430)
A computer has a three-stage pipeline as shown in Fig. 1-7(a). On each clock cycle, one new instruction is fetched from memory at the address pointed to by the PC and put into the pipeline and ... instruction of the interrupt handler is fetched into the pipeline. Does this machine have precise interrupts? Defend your answer.
A computer has a three-stage pipeline as shown in Fig. 1-7(a). On each clock cycle, one new instruction is fetched from memory at the address pointed to by the PC and put into the pipeline and the PC advanced. Each instruction occupies exactly ... stage and the first instruction of the interrupt handler is fetched into the pipeline. Does this machine have precise interrupts? Defend your answer.
asked
Oct 28, 2019
in
CO and Architecture
Lakshman Patel RJIT
323
views
tanenbaum
operating-system
computer-organisation
input-output
pipelining
interrupts
descriptive
1
vote
0
answers
6
Andrew S. Tanenbaum (OS) Edition 4 Exercise 5 Question 10 (Page No. 430)
In Fig. 5-9(b), the interrupt is not acknowledged until after the next character has been output to the printer. Could it have equally well been acknowledged right at the start of the interrupt service procedure? If so, give one reason for doing it at the end, as in the text. If not, why not?
In Fig. 5-9(b), the interrupt is not acknowledged until after the next character has been output to the printer. Could it have equally well been acknowledged right at the start of the interrupt service procedure? If so, give one reason for doing it at the end, as in the text. If not, why not?
asked
Oct 28, 2019
in
Operating System
Lakshman Patel RJIT
111
views
tanenbaum
operating-system
input-output
interrupts
descriptive
0
votes
0
answers
7
Andrew S. Tanenbaum (OS) Edition 4 Exercise 5 Question 9 (Page No. 430)
CPU architects know that operating system writers hate imprecise interrupts. One way to please the OS folks is for the CPU to stop issuing new instructions when an interrupt is signaled, but allow all the ... executed to finish, then force the interrupt. Does this approach have any disadvantages? Explain your answer.
CPU architects know that operating system writers hate imprecise interrupts. One way to please the OS folks is for the CPU to stop issuing new instructions when an interrupt is signaled, but allow all the instructions currently being executed to finish, then force the interrupt. Does this approach have any disadvantages? Explain your answer.
asked
Oct 28, 2019
in
Operating System
Lakshman Patel RJIT
77
views
tanenbaum
operating-system
input-output
interrupts
descriptive
1
vote
0
answers
8
Andrew S. Tanenbaum (OS) Edition 4 Exercise 5 Question 8 (Page No. 430)
Suppose that a computer can read or write a memory word in $5 nsec.$ Also suppose that when an interrupt occurs, all $32$ CPU registers, plus the program counter and PSW are pushed onto the stack. What is the maximum number of interrupts per second this machine can process?
Suppose that a computer can read or write a memory word in $5 nsec.$ Also suppose that when an interrupt occurs, all $32$ CPU registers, plus the program counter and PSW are pushed onto the stack. What is the maximum number of interrupts per second this machine can process?
asked
Oct 28, 2019
in
Operating System
Lakshman Patel RJIT
65
views
tanenbaum
operating-system
input-output
interrupts
descriptive
0
votes
0
answers
9
Andrew S. Tanenbaum (OS) Edition 4 Exercise 5 Question 4 (Page No. 429)
Explain the tradeoffs between precise and imprecise interrupts on a superscalar machine.
Explain the tradeoffs between precise and imprecise interrupts on a superscalar machine.
asked
Oct 28, 2019
in
Operating System
Lakshman Patel RJIT
114
views
tanenbaum
operating-system
input-output
interrupts
descriptive
0
votes
1
answer
10
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 31 (Page No. 176)
How could an operating system that can disable interrupts implement semaphores?
How could an operating system that can disable interrupts implement semaphores?
asked
Oct 25, 2019
in
Operating System
Lakshman Patel RJIT
128
views
tanenbaum
operating-system
process-and-threads
interrupts
semaphores
descriptive
0
votes
0
answers
11
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 22 (Page No. 175)
Suppose that an operating system does not have anything like the select system call to see in advance if it is safe to read from a file, pipe, or device, but it does allow alarm clocks to be set that interrupt blocked system calls. Is it possible to implement a threads package in user space under these conditions? Discuss.
Suppose that an operating system does not have anything like the select system call to see in advance if it is safe to read from a file, pipe, or device, but it does allow alarm clocks to be set that interrupt blocked system calls. Is it possible to implement a threads package in user space under these conditions? Discuss.
asked
Oct 25, 2019
in
Operating System
Lakshman Patel RJIT
116
views
tanenbaum
operating-system
process-and-threads
interrupts
descriptive
0
votes
1
answer
12
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 21 (Page No. 175)
Consider a system in which threads are implemented entirely in user space, with the run-time system getting a clock interrupt once a second. Suppose that a clock interrupt occurs while some thread is executing in the run-time system. What problem might occur? Can you suggest a way to solve it?
Consider a system in which threads are implemented entirely in user space, with the run-time system getting a clock interrupt once a second. Suppose that a clock interrupt occurs while some thread is executing in the run-time system. What problem might occur? Can you suggest a way to solve it?
asked
Oct 25, 2019
in
Operating System
Lakshman Patel RJIT
168
views
tanenbaum
operating-system
process-and-threads
interrupts
descriptive
0
votes
1
answer
13
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 16 (Page No. 175)
Can a thread ever be preempted by a clock interrupt? If so, under what circumstances? If not, why not?
Can a thread ever be preempted by a clock interrupt? If so, under what circumstances? If not, why not?
asked
Oct 24, 2019
in
Operating System
Lakshman Patel RJIT
303
views
tanenbaum
operating-system
process-and-threads
interrupts
descriptive
0
votes
1
answer
14
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 15 (Page No. 175)
Why would a thread ever voluntarily give up the CPU by calling thread yield? After all, since there is no periodic clock interrupt, it may never get the CPU back.
Why would a thread ever voluntarily give up the CPU by calling thread yield? After all, since there is no periodic clock interrupt, it may never get the CPU back.
asked
Oct 24, 2019
in
Operating System
Lakshman Patel RJIT
251
views
tanenbaum
operating-system
process-and-threads
interrupts
descriptive
0
votes
1
answer
15
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 3 (Page No. 174)
On all current computers, at least part of the interrupt handlers are written in assembly language. Why?
On all current computers, at least part of the interrupt handlers are written in assembly language. Why?
asked
Oct 24, 2019
in
Operating System
Lakshman Patel RJIT
259
views
tanenbaum
operating-system
process-and-threads
interrupts
descriptive
0
votes
1
answer
16
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 2 (Page No. 174)
Suppose that you were to design an advanced computer architecture that did process switching in hardware, instead of having interrupts. What information would the CPU need? Describe how the hardware process switching might work.
Suppose that you were to design an advanced computer architecture that did process switching in hardware, instead of having interrupts. What information would the CPU need? Describe how the hardware process switching might work.
asked
Oct 24, 2019
in
Operating System
Lakshman Patel RJIT
72
views
tanenbaum
operating-system
process-and-threads
interrupts
descriptive
0
votes
0
answers
17
Andrew S. Tanenbaum (OS) Edition 4 Exercise 1 Question 16 (Page No. 82)
When a user program makes a system call to read or write a disk file, it provides an indication of which file it wants, a pointer to the data buffer, and the count. Control is then transferred to the operating ... What about the case of writing to the disk? Need the caller be blocked awaiting completion of the disk transfer?
When a user program makes a system call to read or write a disk file, it provides an indication of which file it wants, a pointer to the data buffer, and the count. Control is then transferred to the operating system, which calls the appropriate driver. Suppose that ... no data for it). What about the case of writing to the disk? Need the caller be blocked awaiting completion of the disk transfer?
asked
Oct 23, 2019
in
Operating System
Lakshman Patel RJIT
46
views
tanenbaum
operating-system
introduction
system-call
interrupts
descriptive
2
votes
1
answer
18
Interrupt Service Routing ( Applied course Mock 3)
Consider a process P1 that is executing on a Linux-like OS on a single core system. When P1 is executing, a disk interrupt occurs, causing P1 to go to kernel mode to service that interrupt. The interrupt delivers all the disk blocks that unblock ... is ready P1 is ready and P2 is running P1 is running and P2 is ready P1 is blocked and P2 is ready
Consider a process P1 that is executing on a Linux-like OS on a single core system. When P1 is executing, a disk interrupt occurs, causing P1 to go to kernel mode to service that interrupt. The interrupt delivers all the disk blocks that unblock a process P2 (which blocked earlier ... is ready and P2 is ready P1 is ready and P2 is running P1 is running and P2 is ready P1 is blocked and P2 is ready
asked
Jan 15, 2019
in
Operating System
Mk Utkarsh
524
views
interrupts
1
vote
2
answers
19
DMA,interrupts
True/false 1. To access bus the DMA does not issue an interrupt it is done through DMA-request and DMA-acknowledge wires. Interrupt is issued by DMA to CPU only after complete data is transferred to the specific memory address by DMA. 2. DMA interrupts the CPU whenever it needs to initiate I/O and also when it has finished I/O transfers.
True/false 1. To access bus the DMA does not issue an interrupt it is done through DMA-request and DMA-acknowledge wires. Interrupt is issued by DMA to CPU only after complete data is transferred to the specific memory address by DMA. 2. DMA interrupts the CPU whenever it needs to initiate I/O and also when it has finished I/O transfers.
asked
Jan 4, 2019
in
CO and Architecture
Gurdeep Saini
440
views
dma
co-and-architecture
interrupts
1
vote
1
answer
20
I/O-COA
I think percentage of processor time consumed should be $\frac{ \,ISR\,time}{ISR\,time+\,Data\,Transfer\,Time}=\frac{100}{100+122}$. Is it correct?
I think percentage of processor time consumed should be $\frac{ \,ISR\,time}{ISR\,time+\,Data\,Transfer\,Time}=\frac{100}{100+122}$. Is it correct?
asked
Oct 30, 2018
in
CO and Architecture
Ayush Upadhyaya
582
views
co-and-architecture
interrupts
io-handling
1
vote
0
answers
21
Vectored or non vectored Interrupt
In this state diagram of interrupt, where interrupt service routine is used? Why both hardware and software control are needed to service an interrupt? PC,PSW and ISR how it execute one after another, I just getting problem which is the order of coming these to process interrupt and why?(Any easy discussion on this)
In this state diagram of interrupt, where interrupt service routine is used? Why both hardware and software control are needed to service an interrupt? PC,PSW and ISR how it execute one after another, I just getting problem which is the order of coming these to process interrupt and why?(Any easy discussion on this)
asked
Oct 27, 2018
in
Operating System
srestha
1.3k
views
interrupts
os
0
votes
2
answers
22
Non Vectored Interrupt
asked
Oct 21, 2018
in
CO and Architecture
Na462
565
views
interrupts
co-and-architecture
io-handling
0
votes
1
answer
23
#Interrupts #OS Doubt.
When an interrupt occurs, an operating system can ignore the interrupt? Please tell the answer with reasoning? Thank you!
When an interrupt occurs, an operating system can ignore the interrupt? Please tell the answer with reasoning? Thank you!
asked
Oct 12, 2018
in
Operating System
iarnav
136
views
operating-system
interrupts
0
votes
0
answers
24
Gate questions
https://gateoverflow.in/1657/gate1998-1-20 https://gateoverflow.in/1300/gate2009-8-ugcnet-june2012-iii-58 The answer assumes execution means the execute phase in a pipelined system while in the other answer, execution means the execution of an entire instruction. How ... assume what? Option C is considered as wrong in the first link while it is the correct answer in the second link.
https://gateoverflow.in/1657/gate1998-1-20 https://gateoverflow.in/1300/gate2009-8-ugcnet-june2012-iii-58 The answer assumes execution means the execute phase in a pipelined system while in the other answer, execution means the execution of an entire instruction. How to know when to assume what? Option C is considered as wrong in the first link while it is the correct answer in the second link.
asked
Sep 30, 2018
in
CO and Architecture
gauravkc
190
views
interrupts
computer-architecture
1
vote
0
answers
25
Vectored I/O
asked
Sep 24, 2018
in
CO and Architecture
Na462
259
views
co-and-architecture
interrupts
io-handling
0
votes
0
answers
26
Interrupt handling
Give an example each for a hardware interrupt, an explicit software interrupt, and an implicit software interrupt, and discuss the possible operations as part of the interrupt handler.
Give an example each for a hardware interrupt, an explicit software interrupt, and an implicit software interrupt, and discuss the possible operations as part of the interrupt handler.
asked
Sep 13, 2018
in
Operating System
dd
139
views
interrupts
operating-system
non-gate
3
votes
1
answer
27
I/O operation
Please Explain Every Point :) Ans. All are Correct
Please Explain Every Point :) Ans. All are Correct
asked
Aug 13, 2018
in
CO and Architecture
Na462
907
views
co-and-architecture
interrupts
io-handling
0
votes
0
answers
28
Interrupt
1)What is difference between internal interrupt and software interrupt? 2) What is difference between external interrupt and hardware interrupt?
1)What is difference between internal interrupt and software interrupt? 2) What is difference between external interrupt and hardware interrupt?
asked
Jul 26, 2018
in
Operating System
srestha
320
views
interrupts
co-and-architecture
1
vote
2
answers
29
MadeEasy Test Series: CO & Architecture - Io Handling
Consider a system employing interrupt driven I/O for a particular device that transfer data at an average of 8 KB/sec on a continuous basis. Consider interrupt processing takes about 100 μsec i.e. time to jump to ISR, execute it and return ... if interrupts occur for every byte is ________. [Assume 1 K = 1024] (Upto 2 decimal places) Ans. 0.81
Consider a system employing interrupt driven I/O for a particular device that transfer data at an average of 8 KB/sec on a continuous basis. Consider interrupt processing takes about 100 μsec i.e. time to jump to ISR, execute it and return to main program. The fraction of processor ... I/O device if interrupts occur for every byte is ________. [Assume 1 K = 1024] (Upto 2 decimal places) Ans. 0.81
asked
Jul 25, 2018
in
CO and Architecture
Na462
890
views
co-and-architecture
interrupts
made-easy-test-series
io-handling
Page:
1
2
3
next »
...