Register

UGC NET CSE | December 2025 | Part 2 | Question: 82

• edited by
66 views
0 0 votes

Arrange the following events in correct order when an interrupt occurs during instruction execution.

  1. Save program counter (PC) and status register.
  2. Fetch interrupt vector from memory.
  3. Execute the interrupted instruction completely.
  4. Transfer control to interrupt service routine (ISR)
  5. Restore PC and register after ISR

Choose the correct answer from the options given below:

  1. $\text{I, II, III, IV, V}$
  2. $\text{V, IV, III, II, I}$
  3. $\text{III, I, II, IV, V}$
  4. $\text{I, II, V, III, IV}$

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
Answer:
← Previous · UGC NET CSE | Decemb...Next → · UGC NET CSE | Decemb...
← Previous in category · UGC NET CSE | Decemb...Next in category → · UGC NET CSE | Decemb...
Position:
Show:

Related questions

1 1 vote
1 1 answer
169
169 views
Shubham Sharma 2 asked Apr 19
169 views
UGC NET CSE | December 2025 | Part 2 | Question: 83
Which of the following are characteristics of RISC architecture:Large instruction set with many adversing modes.Fixed instruction length.Emphasis on software rather than ...
2 2 votes
1 1 answer
188
188 views
Shubham Sharma 2 asked Apr 19
188 views
UGC NET CSE | December 2025 | Part 2 | Question: 85
Given below are two statements: one is labelled as Assertion A and the other is labelled as Reason RAssertion A: Instruction pipelining improves CPU throughput.Reason R: ...
0 0 votes
1 1 answer
111
111 views
Shubham Sharma 2 asked Apr 19
111 views
UGC NET CSE | December 2025 | Part 2 | Question: 96
A system transfer data blocks of $2000$ bytes with programmed I/O, each byte transfer takes $6$ CPU cycles, with direct memory access (DMA), the block transfer takes $300...
0 0 votes
0 0 answers
130
130 views
Shubham Sharma 2 asked Apr 19
130 views
UGC NET CSE | December 2025 | Part 2 | Question: 97
A system transfer data blocks of $2000$ bytes with programmed I/O, each byte transfer takes $6$ CPU cycles, with direct memory access (DMA), the block transfer takes $300...