• retagged by
7,397 views
9 9 votes
An 8-bit DMA device is operating is cycle stealing mode (single transfer mode). Each DMA cycle is of 6 clock states and DMA clock is 2MHz. Intermediate CPU machine cycle takes 2 microsecond, determine the DMA data transfer rate.

3 Answers

Best answer
16 16 votes

Each DMA cycle is of 6 clock states with clock Frequency is 2MHz. = 6 $\times \frac{1}{2MHz}$ = 3$\mu sec$

An 8-bit DMA device is operating is cycle stealing mode (single transfer mode) = so 8 bits are transfer in one transfer

But CPU machine cycle takes 2 microsecond,  after one transfer of 3 micro sec CPU take bus control and do some work ,

then again After 8 bits are sent so to transfer 8 bits in 3[Dma] + 2[CPU ] = 5 $\mu sec$ after that next 8 bit sent.

So transfer time in terms of 8 Bits =

 5 $\mu sec$ = 1byte

1sec = $\frac{1}{5\mu sec}$ = 200000 bytes 

Hence the DMA transfer rate = 200 kBps

• selected by
5 5 votes
2MHz = 2 x 10^6 cycles/s DMA cycle = 6/(2 x 10^6) = 3 mic s (10^-6 s) Intermediate CPU cycle is 2 mic s So, every 5 mic s, we have a 8 bit transfer - 1Byte In 1s => 10^6/5 = 200 x 1000 B
2 2 votes

what i think is that they are asking the DMA transfer time. so nowhere we are going to use the cpu cycle .

dma is a 8 bit . " and its one cycle contain 6 states" i think this is also not needed.. 

time taken will be 1/frequency = 0.5 * 10^-6 seconds.

as it is a 8 bit device 6 cycle will output 8 bit.

8 bit = (0.5 * 10^-6 seconds) * 6.

now in one second i can get 8/ (0.5 * 10^-6)*6 bits /second

= 2.66 Mbps

plz let me know the answer. 

Position:
Show:

Related questions

0 0 votes
1 1 answer
1.6k
1.6k views
Na462 asked Jul 23, 2018
1,569 views
Consider 8-bit DMA device operating in cycle stealing mode (Single Transfer Mode). Each DMA cycle takes 6 clock and each clock is of 2 MHz. An intermediate CPU machine cy...
1 1 vote
1 1 answer
1.8k
1.8k views
ankitgupta.1729 asked Dec 20, 2017
1,758 views
A computer consists of a CPU and an I/O device D connected to main memory M via a shared bus with a data bus width of one word (16-bits). The CPU can execute a maximum of...
2 2 votes
4 4 answers
4.1k
4.1k views
worst_engineer asked Jan 14, 2016
4,096 views
A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode. The size of data transfer is 32 bytes. The processor ru...
78 78 votes
4 answers 4 answers
24.8k
24.8k views
go_editor asked Sep 29, 2014
24,800 views
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...