Register

In write through protocoal which mem organization is used??

1,095 views
1 1 vote

1 Answer

0 0 votes

The default memory organization if nothing is specified- simultaneous access mem. org.

Therefore, in write-through we would use simultaneous access memory organization.

Note- In write-back, since the simultaneous access mem. org. doesn't support, therefore use the strict hierarchical access mem. org.

Therefore, Answer to the question-

tavg = 0.85*(0.92*10 + 0.08*100) + 0.15*100 = 29.62 ns.

 

Voting & Accepting an answer helps improve the community
← Previous · Doubt Regular Langua...Next → · Kenneth H. Rosen
← Previous in category · Madeeasy workbookNext in category → · DMA#CO
Position:
Show:

Related questions

2 2 votes
0 0 answers
1.4k
1.4k views
Shubhanshu asked Aug 5, 2017
1,403 views
CO: William Stalling: Write Through and Write Back, which is more efficient.
According to my calculation, the time required in write back is 240ns and for write through it should be 1920ns. Is it correct or not?
5 5 votes
1 1 answer
929
929 views
yes asked Nov 28, 2015
929 views
"TLB with physically addressed cache" plz write expression for avg mem access time???
Given the following information:TLB hit rate $95$%, TLB access time is $1$ cycle.Cache hit rate $90$%, cache access time is $1$ cycle.When TLB and cache both get miss; pa...
1 1 vote
3 3 answers
1.3k
1.3k views
jagadeesha kanihal asked Sep 30, 2015
1,313 views
Which blocksize is considered for transfering words from mem to cache incase miss if blocksize of memory & cache differ?
Case1) cache block size is 4 Words and memory block size is 8 WordsCase2) cache block size is 8 Words and memory block size is 4 Words
0 0 votes
1 1 answer
1.3k
1.3k views
sushmita asked Dec 12, 2018
1,267 views
https://gateoverflow.in/14480/formula-write-back-write-through-access-time-parallel-serial
In this question can someone plz explain to me the write back part? Why are we taking write back time only for cache misses? Why not for hits? How to know when a block i...