Register

ace test series

• retagged by
531 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · AcebookNext → · made easy
← Previous in category · Non Vectored Interru...Next in category → · Pipeline : Number of...
Position:
Show:

Related questions

0 0 votes
1 1 answer
1.1k
1.1k views
HeadShot asked Jan 5, 2019
1,124 views
ME OTS : Memory Mapped I/O
Which of the following best characterizes about memory mapped I/O?A.Additional hardware for bus is required to control the 1/0 bus and memory bus.B.Some of the address sp...
0 0 votes
1 1 answer
664
664 views
naveen bhatt asked Dec 10, 2018
664 views
made easy test series CO
A Processor supports 256KW of memory and uses memory mapping I/O for I/O port. Address to the I/O port is assigned when 3 MSB bits of the address is high. The number of ...
1 1 vote
1 1 answer
854
854 views
BASANT KUMAR asked Jan 29, 2019
854 views
ACE(COMPUTER ORGANIZATION)
Q.1 A 32 bit wide main memory unit with a capacity of 4GB is built using 128M *8 bit DRAM .the number of rows of memory cells in the DRAM chip is $2^{12}$ and time requir...