Register

Doubt clearing

• retagged by
434 views
0 0 votes

Incase of operand forwarding in RISC pipeline with stages 

Instruction fetch (IF)

Instruction decode (ID)

Execute (EX)

Memory Access (MA)

Write Back (WB)

If it is not mentioned from which stage to which stage the operand is forwarded, should I by default take that it is forwarded from MA stage to ID stage?

 

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · SELF DOUBTNext → · Outer join Query
← Previous in category · CO & Architecture - ...Next in category → · Gateforum Test Serie...
Position:
Show:

Related questions

0 0 votes
1 1 answer
644
644 views
Deepak9000 asked Nov 5, 2023
644 views
Operand Forwarding [ Self Doubt }
I have a Self doubt question on Operand Forwarding . The data forwarded should be done in EX-EX stage or Mem-EX ? Which one to follow and when ?Using EX-EX we require les...
2 2 votes
2 2 answers
1.1k
1.1k views
DIYA BASU asked Feb 18, 2019
1,124 views
Self Doubt
How many cycle required when pipelining and operand loading is used?R1<-R2+R3R4<-R1+M[100]Value at M[100]=7There are 5 phases:F->TO FETCHD->TO DECODE AND OPERAND READE->...
0 0 votes
1 1 answer
780
780 views
sushmita asked Dec 17, 2018
780 views
general doubt on pipelining
we do forwarding from WB stage to EX or from WB to MEM stage??
0 0 votes
0 0 answers
517
517 views
Deepanshu asked Nov 3, 2018
517 views
SELF DOUBT
PLEASE explain what is operand forwarding and how we are going to implement this in stages during execution of the instruction ???and also when to use it in according to...