Hamacher

aditi19 asked Nov 20, 2018 • edited Aug 2, 2022 by Shubham Sharma 2

366 views

0 votes

what is the approach to this problem? also, what will be the solution for little endian notation?

CO and Architecture
co-and-architecture
carl-hamacher

+ –

aditi19 asked Nov 20, 2018 • edited Aug 2, 2022 by Shubham Sharma 2

aditi19

366 views

See all

2 2 Comments

Hemanth_13

commented Nov 20, 2018

in Big endian

1000- J

1001-o

1002-h

1003-n

1004-s

1005-o

1006-n

@1000 -> John

@1004 ->son

in little endian

@1000->nhoJ

@1004-> nos

am I correct ?

What is the answer provided aditi19

0 votes

aditi19

commented Nov 21, 2018

Answer key is not present in the book

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

0 answers

srestha asked Apr 2, 2019

803 views

Carl Hamacher: Machine Instruction and Programs-Chapter $2$
Register $R_{1}$ and $R_{2}$ of a computer contain the decimal values $1200$ and $4600$ . What is the effective address of the memory operand in each of the following instructions? $\left ( a \right )$ $Load$ ... //Auto Decrement $\left ( e \right )$ $Subtract$ $\left ( R_{1} \right )+,R_{5}$ Ans-1200//Autoincrement

Register $R_{1}$ and $R_{2}$ of a computer contain the decimal values $1200$ and $4600$ . What is the effective address of the memory operand in each of the following ins...

srestha

803 views

srestha asked Apr 2, 2019

CO and Architecture
co-and-architecture
carl-hamacher

+ –

0 votes

0 answers

aditi19 asked Dec 8, 2018

310 views

Hamacher

aditi19

310 views

aditi19 asked Dec 8, 2018

CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
memory-interfacing
effective-memory-access

+ –

0 votes

1 answer

GAURAV_JAIN asked Dec 4, 2018

5,962 views

Hamacher 6th edition Q8.8
A block-set-associative cache consists of a total of 64 blocks, divided into 4-block sets. The main memory contains 4096 blocks, each consisting of 32 words. Assuming a 32-bit byte-addressable address space, how many bits are there in each of the Tag, Set, and word fields?

A block-set-associative cache consists of a total of 64 blocks, divided into 4-block sets.The main memory contains 4096 blocks, each consisting of 32 words. Assuming a 32...

GAURAV_JAIN

6.0k views

GAURAV_JAIN asked Dec 4, 2018

CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
numerical-answers

+ –

0 votes

1 answer

BASANT KUMAR asked Jun 4, 2018

1,297 views

self doubt(carl hamacher,chapter1)
Quantify the effect on performance that result from the use of a cache in the case of a program that has a total of $500$ instruction including a $100$ instruction loop that is executed $25$ times.Determine the ratio of execution time without the cache to ... $25$ times so why there is multiplication of $24$ ??why not $25$??

Quantify the effect on performance that result from the use of a cache in the case of a program that has a total of $500$ instruction including a $100$ instruction loop t...

BASANT KUMAR

1.3k views

BASANT KUMAR asked Jun 4, 2018

CO and Architecture
carl-hamacher
co-and-architecture

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

2 2 Comments reply

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

2 2 Comments