Considers a 2 ns clock cycle processor which consumes 8 cycles for MR instruction and 4 cycles for ALU instruction .relative frequencies of these instructions are 60% & 40% respectively. In the enhancement process, both units are modified to double the performance. What is the performance gain?
