• edited by
804 views

2 Answers

Best answer
2 2 votes

Output of the first multiplexer will be:

=> (1)’ . 0 + 1.1 

=> 0.0 + 1.1

=> 1

Output of the second multiplexer will be:

=> (0)’. P + 0 . 1

=> 1.P + 0

=> P

 

Output of the third multiplexer will be:

=> (1)’ . Q + 1.P

=> 0 + P

=> P

 

Hence, the output of the given circuit is P
• selected by
1 1 vote
For $2*1$ multiplexer, output equation is : $Y=S’I_0+SI_1$

So output of first multiplexer $(f_1):\bar1*0+1*1=1$

Now output of $f_1$ will send to as input for multiplexer $f_2$

So output of second multiplexer $(f_2):\bar0*P+0*1 \implies1*P=P$

Now $f_2$ will send as input to $F$,so output is: $F=\bar1*Q+1*P\implies 0*Q+P\implies P$

So final output is $F=P.$
Position:
Show:

Related questions

1 1 vote
1 answers 1 answer
943
943 views
tishhaagrawal asked Dec 4, 2023
943 views
Q. 49 A $2^{i} \times 1 \mathrm{MUX}$ is to be implemented using a $M \times N$ decoder, $P$ AND gates and $Q$ QR gates respectively. Then which of the following is true?...
0 0 votes
0 0 answers
1.2k
1.2k views
Krunal2016 asked Jan 6, 2017
1,180 views
Find the value of F.Answer seems to be $Q \bigodot R$ Whereas I'm getting PQR + $\bar{P}\bar{Q}\bar{R}$
2 2 votes
1 answers 1 answer
3.5k
3.5k views
Pradip Nichite asked Jan 24, 2016
3,477 views
The number of two input multiplexers required to construct a $2^{10}$ input multiplexer is, A. $31$B. $10$C. $127$D. $1023$61: The number of two input multiplexers requir...
1 1 vote
3 3 answers
1.5k
1.5k views
shikhar500 asked Sep 13, 2022
1,494 views
A 4-bit carry lookahead adder adds two 4-bit numbers. The adder is designed without making use of the EX-OR gates. The propagation delay for all gates is given as 2.4 tim...