Register

Circuit Design

• edited by
149 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

684
views
0 answers
0 votes
gikovi asked Sep 25, 2021
684 views
3 to 8 line Decoder (Combinational Circuit)
If F1 = ∑m(1,2,4,7) and F2 = ∑m(3,5,6,7), implement them using 3 to 8 line decoder. Comment on their logic operations.
User Avatar
507
views
0 answers
0 votes
Sandeep652025 asked Sep 20, 2023
507 views
Digital Logic Design
What is the correct answer of this Question ?
User Avatar
402
views
0 answers
3 votes
GO Classes asked Feb 5
402 views
GO Classes Test Series 2024 | Mock GATE | Test 14 | Question: 60
The logic circuit above is used to compare two unsigned 2-bit numbers, $X_1 X_0=X$ and $Y_1 Y_0=Y$, where $X_0$ and $Y_0$ are the least significant bits. (A small circle on any ... $ have the value 1?$X\gt Y$X\lt Y$X=Y$X \neq Y$
User Avatar
502
views
1 answers
3 votes
GO Classes asked Jan 13
502 views
GO Classes Test Series 2024 | Mock GATE | Test 11 | Question: 16
Which one of the following options is CORRECT for the given logic circuit?$P=1, Q=1 ; X=0$P=1, Q=0 ; X=1$P=0, Q=1 ; X=0$P=0, Q=0 ; X=1$
User Avatar
Link Copied!