• closed by
392 views
0 0 votes
closed as a duplicate of: CO and architecture
Consider a hypothetical processor which supports the 64Kb physical memory. Processor uses the memory mapped IO configuration in which the 3 MSB bits of the address is 1, then assign them to IO ports. How many IO address and how many memory address are possible in the processor.
Position:
Show:

Related questions

0 0 votes
1 1 answer
1.5k
1.5k views
Praful jha asked Jul 7, 2023
1,533 views
An I/O device transfers data at a rate of 10MB/s over a 100MB/S bus. The data is transferred in 4KB blocks. If the processor operates at 500MHz, and it takes a total of 5...
3 3 votes
2 answers 2 answers
1.4k
1.4k views
Souvik33 asked Dec 2, 2022
1,423 views
MSQA ‘Running’ process is surely put into ‘Blocked/Wait’ state during while requesting for an I/O, in which of the following I/O modes?Synchronous I/OAsynchronous I/OInte...
1 1 vote
1 1 answer
1.5k
1.5k views
lalitver10 asked Sep 16, 2022
1,452 views
Question : Consider a Device which operates with 20 MBPS operating speed.The device is operating on Programmed control mode of I/O and it has to transfer data of 20 B fro...
0 0 votes
0 0 answers
252
252 views
kanakjyoti asked Sep 1, 2022
252 views
Why ALU can’t accept operand directly from input/output devices ?