• edited by
28,260 views
65 65 votes

In an instruction execution pipeline, the earliest that the data TLB (Translation Lookaside Buffer) can be accessed is:

  1. before effective address calculation has started

  2. during effective address calculation

  3. after effective address calculation has completed

  4. after data cache lookup has completed

8 Answers

0 0 votes
Answer - (C)

The effective address is like a house number, but for computer memory. The TLB is like a phone book that tells you which physical address (the actual location of the house) corresponds to each effective address.

Before you can access data in the TLB, you need to know the effective address. This is like finding the house number in the phone book. Once you have the effective address, you can look up the corresponding physical address in the TLB.

If the effective address is not in the TLB, you need to look it up in the page table, which is like calling the post office to get the address. This can take a while, so it's best to try to keep the TLB up to date.
–2 –2 votes

B. during effective address calculation

Answer:
Position:
Show:

Related questions

74 74 votes
4 answers 4 answers
35.8k
35.8k views
Kathleen asked Sep 12, 2014
35,752 views
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...
476 476 votes
19 answers 19 answers
121k
121k views
Kathleen asked Sep 12, 2014
120,720 views
A processor uses $36$ bit physical address and $32$ bit virtual addresses, with a page frame size of $4$ Kbytes. Each page table entry is of size $4$ bytes. A three level...
48 48 votes
3 answers 3 answers
27.0k
27.0k views
Kathleen asked Sep 12, 2014
26,952 views
The use of multiple register windows with overlap causes a reduction in the number of memory accesses for:Function locals and parametersRegister saves and restoresInstruc...
47 47 votes
7 answers 7 answers
16.0k
16.0k views
go_editor asked Apr 23, 2016
15,978 views
Consider a machine with a $2$-way set associative data cache of size $64$ Kbytes and block size $16$ bytes. The cache is managed using $32$ bit virtual addresses and the ...