Register

COA Practice question

384 views
0 0 votes
Consider a system which DMA for data transfer between memory and IO devices. The size of data count register in DMA is 14-bits. Everytime the DMA controllers takes the control of the buses, it transfers atleast 1 word (32-bits) from IO. The processor needs to transfer a file of 18552 bytes from disk to main memory. The maximum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is _________?

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · Give the DFA for the...Next → · GATE Overflow CS Tes...
← Previous in category · GO Classes CS Test S...Next in category → · GATE Overflow CS Tes...
Position:
Show:

Related questions

1 1 vote
1 answers 1 answer
251
251 views
Vishnu__ asked Jan 20
251 views
Practice Type | COA | Overflow |
Question:Let A and B are 8 bit registers and used to represent the data in signed 2's complement notation. In the following the correct statement(s) is/are:The overflow o...
1 1 vote
0 0 answers
316
316 views
Vishnu__ asked Jan 20
316 views
Practice Type | COA | Instruction Set |
 Consider a processor with 30 general purpose registers and an instruction set size of 28. Each instruction has 4 fields as shown below Instruction CodeOperation | Source...
2 2 votes
0 0 answers
293
293 views
NullPointer_Pro asked Dec 24, 2025
293 views
GATE CS Practice : The "Dirty Bit" Avalanche (COA)
A system has a 2-level cache (L1, L2) and Main memory.L1 Hit Time: 1 nsL2 Hit Time: 10 nsMain Memory Access Time: 100 nsL1 Hit Rate: 90%L2 Hit Rate: (Global) 95% (Wait! I...
0 0 votes
1 1 answer
383
383 views
Gopi_Tirumala asked Oct 3, 2025
383 views
COA PRACTICE QUESTIONS
A 5 stage pipelined processor has IF, ID, EX, MA and WB stages with respective delays of 300 ns, 400 ns, 500 ns, 500 ns and 300 ns. Consider the following code executed i...